- 您现在的位置：买卖IC网 > PDF目录373750 > TZA3015HW (NXP SEMICONDUCTORS) 30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver PDF资料下载
参数资料
| 型号： | TZA3015HW |
| 厂商： | NXP SEMICONDUCTORS |
| 元件分类： | 数字传输电路 |
| 英文描述： | 30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver |
| 中文描述： | TRANSCEIVER, PQFP100 |
| 封装： | 14 X 14 MM, 1 MM HEIGHT, SOT-638-1, HTQFP-100 |
| 文件页数： | 20/67页 |
| 文件大小： | 352K |
| 代理商： | TZA3015HW |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
2003 Dec 16
20
Philips Semiconductors
Preliminary specification
30 Mbit/s to 3.2 Gbit/s A-rate
4-bit fibre optic transceiver
TZA3015HW
All parts of the PLL are internal; no external components
are required. This allows for easy application.
Programming the clock synthesizer involves four dividers:
Reference divider R
Main divider N
Fractional divider K
Octave divider M.
This is essentially the same as for the DCR.
The first step is to determine in which octave the desired
bit rate fits, see Tables 4 and 5 and Fig.7. Figure 7 shows
the position of the most commonly used line rates in
relation to the defined octaves of the TZA3015HW.
Table 5clarifiestheoctavedefinitions;thisyieldsthevalue
for the octave divider M. The value for R is determined by
the reference frequency and the received bit rate (see
Section “Reference clock programming”).
Prescaler output
The prescaler output TXPRSCL(Q) is the VCO frequency
of the synthesizer divided by the main division factor N.
If the synthesizer is in-lock, the frequency is equal to the
reference frequency at CREF(Q) divided by R. It can be
used as an accurate reference for another PLL. If needed,
the polarity of the prescaler outputs can be inverted by bit
TXPRSCLINV of register TXMFOUTC (F2h).
If no prescaler information is desired, the output can be
disabled by bit TXPRSCLEN of the same register. Apart
from these settings, the signal amplitude can be set. This
parameter follows the settings of the LVDS outputs. For
programming details, see Section “LVDS outputs”.
Loss of lock
During operating, the loss of lock output pin LOL should be
LOW whichmeansthat theclock synthesizer isin-lock and
the output frequency corresponds to the programmed
value. If pin LOL goes HIGH, phase and/or frequency lock
is lost and the output frequency may deviate from the
programmed value. The LOL condition is also available in
the registers INTERRUPT (00h) and STATUS (01h).
On demand (interrupt is default masked), it generates an
interrupt signal at pin INT.
M
ULTIPLEXER
The multiplexer comprises a high-speed input register, a
4-stage First In First Out (FIFO) elastic buffer, a parity
check circuit and the actual multiplexing tree.
Parallel bus clocking schemes
The TZA3015HW supports both co-directional and
contra-directional clocking schemes for the parallel data
bus. The clocking application can be selected by pin
CLKDIRorbythebitCLKDIRofregisterMUXCON0(F1h).
Co-directional clocking is default.
Table 10
Truth table for clocking scheme
In the co-directional clocking mode, the parallel clock
signal is applied to pins TXPC(Q). The parallel clock signal
is generated in the data processing device (e.g. a framer).
The co-directional application is depicted in Fig.15. The
data processing device may be clocked by an external
crystal or by the parallel clock output TXPCO(Q) of the
TZA3015HW. This clock output is internally derived from
the synthesizer. If the parallel clock output TXPCO(Q) is
notrequired,itcanbedisabledinordertosavedissipation.
This is done by programming bit TXPCOEN of register
TXMFOUTC (F2h).
In a contra-directional clock application, no clock is
provided on pin TXPC (see Fig.16). The clock that
samples the input data on the parallel bus, is an internal
clock derived from signal TXPCO. In this application, the
part providing the parallel data has to be clocked with the
clock signal TXPCO(Q). In order to alleviate timing
problems, the phase of clock TXPCO(Q), with respect to
the internal clock, can be shifted in 90
°
steps. Bit
TXPCOINV (180
°
) of register TXMFOUTC (F2h) together
with bit TXPOPHASE (90
°
) of register MUXCON0 (F1h)
sets the phase shift (see Table 11).
Table 11
Truth table for bits TXPCINV and TXPOPHASE
PIN CLKDIR BIT CLKDIR
APPLICATION
LOW
HIGH
0
1
contra-directional clocking
co-directional clocking
TXPCOINV
TXPOPHASE
PHASE SHIFT
0
°
90
°
180
°
270
°
0
0
1
1
0
1
0
1
相关PDF资料 |
PDF描述 |
|---|---|
| Z00607DA | SENSITIVE GATE TRIACS |
| Z00607DA1BA2 | SENSITIVE GATE TRIACS |
| Z00607MA | Fuses, 20A 250V CERAMIC |
| Z0100A | surface mount silicon Zener diodes |
| Z0110A | surface mount silicon Zener diodes |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TZA3017HW | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:30 Mbits/s up to 3.2 Gbits/s A-rate fibre optic transmitter |
| TZA3019 | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2.5 Gbits/s dual postamplifier with level detectors and 2 x 2 switch |
| TZA3019AHT | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2.5 Gbits/s dual postamplifier with level detectors and 2 x 2 switch |
| TZA3019AV | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:2.5 Gbits/s dual postamplifier with level detectors and 2 x 2 switch |
| TZA3019AVH | 制造商:未知厂家 制造商全称:未知厂家 功能描述:APPLICATION SPECIFIC AMPLIFIER|DUAL|LLCC|32PIN|PLASTIC |
发布紧急采购，3分钟左右您将得到回复。