参数资料
型号: WJLXT971ALE.A4SE000
厂商: CORTINA SYSTEMS INC
元件分类: 网络接口
英文描述: DATACOM, ETHERNET TRANSCEIVER, PQFP64
封装: LEAD FREE, LQFP-64
文件页数: 10/116页
文件大小: 1172K
代理商: WJLXT971ALE.A4SE000
Intel LXT971A, LXT972A, and LXT972M Transceivers Specification Update
17
Document Number: 249354
Revision Number: 010
Revision Date: January 13, 2005
Errata
4.
Incorrect Auto-Negotiation Duplex Status
Problem:
The LXT971A and LXT972A Transceivers fail to update the initial control setting for full-duplex
or half-duplex operation (Register bit 0.8) after link is established. Under certain conditions, this
can cause incorrect reporting of duplex status and collision events. This problem occurs under the
following conditions:
The LXT971A and LXT972A Transceivers are initially set for full-duplex operation, AND
The LXT971A and LXT972A Transceivers establish a half-duplex link through auto-
negotiation or parallel detection
OR
The LXT971A and LXT972A Transceivers is initially set for half-duplex operation, AND
The LXT971A and LXT972A Transceivers establish a full-duplex link through auto-
negotiation or parallel detection.
Implication:
In the first case (half-duplex link established while control register is set for full-duplex), the
LXT971Aand LXT972A Transceivers do the following:
Function as a full-duplex port
Indicate full-duplex through LED and Register bit 0.8
Indicate half-duplex through Register bit 17.9
Do not indicate collision (through the LED, MII COL signal, or Register bit 17.11) when
transmitting and receiving concurrently
In the second case (full-duplex link established while control register is set for half-duplex), the
LXT971A and LXT972A Transceivers do the following:
Function as a half-duplex port
Indicate half-duplex through the LED
Indicate full-duplex through Register bit 17.9
Indicate collision (through LED, MII COL signal, and Register bit 17.11) when transmitting
and receiving concurrently
Workaround:
Set Status Register #2 (Register bit 17.9) to update the duplex status in the Control Register
(Address 0). The Status Register #2 (Address 2) is updated with the correct duplex status when
auto-negotiation is completed. Each time link is established, the duplex status in Register bit 17.9
can be used to update the duplex mode in the Control Register (Register bit 0.8).
Status:
This erratum has been previously fixed.
相关PDF资料
PDF描述
WJLXT971ALE.A4SE001 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALC.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
WJLXT971ALE.A4 DATACOM, ETHERNET TRANSCEIVER, PQFP64
相关代理商/技术参数
参数描述
WJLXT971CA4 制造商:Intel 功能描述:
WJLXT972ALC.A4 功能描述:IC TRANS 3.3V ETHERNET 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:25 系列:- 类型:收发器 驱动器/接收器数:2/2 规程:RS232 电源电压:4.5 V ~ 5.5 V 安装类型:通孔 封装/外壳:16-DIP(0.300",7.62mm) 供应商设备封装:16-PDIP 包装:管件
WJLXT972ALC.A4 S E001 制造商:Intel 功能描述:PHY 1-CH 10Mbps/100Mbps 64-Pin LQFP T/R
WJLXT972ALC.A4-857341 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 类型:收发器 驱动器/接收器数:1/1 规程:RS422,RS485 电源电压:4.75 V ~ 5.25 V 安装类型:通孔 封装/外壳:8-DIP(0.300",7.62mm) 供应商设备封装:8-PDIP 包装:管件 产品目录页面:1402 (CN2011-ZH PDF)
WJLXT972ALC.A4-857345 功能描述:TXRX ETH 10/100 SGL PORT 64-LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 驱动器,接收器,收发器 系列:- 标准包装:1 系列:- 类型:线路收发器 驱动器/接收器数:5/3 规程:RS232 电源电压:3 V ~ 5.5 V 安装类型:表面贴装 封装/外壳:28-SOIC(0.295",7.50mm 宽) 供应商设备封装:28-SOIC 包装:Digi-Reel® 产品目录页面:918 (CN2011-ZH PDF) 其它名称:296-25096-6