参数资料
型号: XA3S400A-4FGG400Q
厂商: Xilinx Inc
文件页数: 38/57页
文件大小: 0K
描述: IC FPGA SPARTAN-3A 400K 400-FBGA
产品培训模块: Extended Spartan 3A FPGA Family
标准包装: 1
系列: Spartan®-3A XA
LAB/CLB数: 896
逻辑元件/单元数: 8064
RAM 位总计: 368640
输入/输出数: 311
门数: 400000
电源电压: 1.14 V ~ 1.26 V
安装类型: 表面贴装
工作温度: -40°C ~ 125°C
封装/外壳: 400-BGA
供应商设备封装: 400-FBGA(21x21)
XA Spartan-3A Automotive FPGA Family Data Sheet
DS681 (v2.0) April 22, 2011
Product Specification
43
Digital Frequency Synthesizer
Table 37: Recommended Operating Conditions for the DFS
Symbol
Description
Speed Grade: -4
Units
Min
Max
Input Frequency Ranges(2)
FCLKIN
CLKIN_FREQ_FX
Frequency for the CLKIN input
0.200
333
MHz
Input Clock Jitter Tolerance(3)
CLKIN_CYC_JITT_FX_LF
Cycle-to-cycle jitter at the CLKIN input,
based on CLKFX output frequency
FCLKFX 150 MHz
–±300
ps
CLKIN_CYC_JITT_FX_HF
FCLKFX 150 MHz
–±150
ps
CLKIN_PER_JITT_FX
Period jitter at the CLKIN input
–±1
ns
Notes:
1.
DFS specifications apply when either of the DFS outputs (CLKFX or CLKFX180) is used.
2.
If both DFS and DLL outputs are used on the same DCM, follow the more restrictive CLKIN_FREQ_DLL specifications in Table 35.
3.
CLKIN input jitter beyond these limits may cause the DCM to lose lock.
Table 38: Switching Characteristics for the DFS
Symbol
Description
Device
Speed Grade: -4
Units
Min
Max
Output Frequency Ranges
CLKOUT_FREQ_FX(2)
Frequency for the CLKFX and CLKFX180 outputs
All
5
320
MHz
Output Clock Jitter(3,4)
CLKOUT_PER_JITT_FX
Period jitter at the CLKFX and
CLKFX180 outputs.
CLKIN
20 MHz
All
Typ
Max
ps
Use the Spartan-3A
Jitter Calculator:
CLKIN
20 MHz
±[1% of
CLKFX
period
+ 100]
±[1% of
CLKFX
period
+ 200]
ps
Duty Cycle(5,6)
CLKOUT_DUTY_CYCLE_FX
Duty cycle precision for the CLKFX and CLKFX180 outputs,
including the BUFGMUX and clock tree duty-cycle distortion
All
±[1% of
CLKFX
period
+ 350]
ps
Phase Alignment(6)
CLKOUT_PHASE_FX
Phase offset between the DFS CLKFX output and the DLL
CLK0 output when both the DFS and DLL are used
All
–±200
ps
CLKOUT_PHASE_FX180
Phase offset between the DFS CLKFX180 output and the DLL
CLK0 output when both the DFS and DLL are used
All
±[1% of
CLKFX
period
+ 200]
ps
相关PDF资料
PDF描述
XC2V80-4FG256I IC FPGA VIRTEX-II 256FGBGA
RMM43DTAH CONN EDGECARD 86POS R/A .156 SLD
25AA080AT-I/MS IC EEPROM 8KBIT 10MHZ 8MSOP
XC3SD1800A-4FGG676I SPARTAN-3ADSP FPGA 1800K 676FBGA
25LC080A-I/MS IC EEPROM 8KBIT 10MHZ 8MSOP
相关代理商/技术参数
参数描述
XA3S400A-4FTG256I 功能描述:IC FPGA SPARTAN-3A 400K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S400A-4FTG256Q 功能描述:IC FPGA SPARTAN-3A 400K 256FTBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3A XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S500E 制造商:XILINX 制造商全称:XILINX 功能描述:XA Spartan-3E Automotive FPGA Family Data Sheet
XA3S500E-4CPG132I 功能描述:IC FPGA SPARTAN-3E 500K 132CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)
XA3S500E-4CPG132Q 功能描述:IC FPGA SPARTAN-3E 500K 132CSBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-3E XA 标准包装:40 系列:Spartan® 6 LX LAB/CLB数:3411 逻辑元件/单元数:43661 RAM 位总计:2138112 输入/输出数:358 门数:- 电源电压:1.14 V ~ 1.26 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:676-BGA 供应商设备封装:676-FBGA(27x27)