参数资料
型号: XC2S400E-6FGG456C
厂商: Xilinx Inc
文件页数: 29/108页
文件大小: 0K
描述: IC SPARTAN-IIE FPGA 400K 456FBGA
产品变化通告: FPGA Family Discontinuation 18/Apr/2011
标准包装: 60
系列: Spartan®-IIE
LAB/CLB数: 2400
逻辑元件/单元数: 10800
RAM 位总计: 163840
输入/输出数: 329
门数: 400000
电源电压: 1.71 V ~ 1.89 V
安装类型: 表面贴装
工作温度: 0°C ~ 85°C
封装/外壳: 456-BBGA
供应商设备封装: 456-FBGA
其它名称: 122-1327
DS077-2 (v3.0) August 9, 2013
27
Product Specification
Spartan-IIE FPGA Family: Functional Description
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
Multiple Spartan-IIE FPGAs can be configured using the
Slave Parallel mode, and be made to start-up simultane-
ously. To configure multiple devices in this way, wire the indi-
vidual CCLK, Data, WRITE, and BUSY pins of all the
devices in parallel. The individual devices are loaded sepa-
rately by asserting the CS pin of each device in turn and
writing the appropriate data. Sync-to-DONE start-up timing
is used to ensure that the start-up sequence does not begin
until all the FPGAs have been loaded. See Start-up,
Write
When using the Slave Parallel Mode, write operations send
packets of byte-wide configuration data into the FPGA.
Figure 21, page 28 shows a flowchart of the write sequence
used to load data into the Spartan-IIE FPGA. This is an
expansion of the "Load Configuration Data Frames" block in
The timing for Slave Parallel mode is shown in Figure 26,
For the present example, the user holds WRITE and CS
Low throughout the sequence of write operations. Note that
when CS is asserted on successive CCLKs, WRITE must
remain either asserted or deasserted. Otherwise an abort
will be initiated, as in the next section.
1.
Drive data onto D0-D7. Note that to avoid contention,
the data source should not be enabled while CS is Low
and WRITE is High. Similarly, while WRITE is High, no
more than one device’s CS should be asserted.
2.
On the rising edge of CCLK: If BUSY is Low, the data is
accepted on this clock. If BUSY is High (from a previous
write), the data is not accepted. Acceptance will instead
occur on the first clock after BUSY goes Low, and the
data must be held until this happens.
3.
Repeat steps 1 and 2 until all the data has been sent.
4.
Deassert CS and WRITE.
Figure 20: Slave Parallel Configuration Circuit Diagram
M1 M2
M0
D0:D7
CCLK
WRITE
BUSY
CS
PROGRAM
DONE
INIT
CCLK
DATA[7:0]
WRITE
BUSY
CS(0)
Spartan-IIE
DONE
INIT
PROGRAM
M1 M2
M0
D0:D7
CCLK
WRITE
BUSY
CS
PROGRAM
DONE
INIT
CS(1)
Spartan-IIE
DS077-2_06_110102
GND
相关PDF资料
PDF描述
XA6SLX100-2FGG484I IC FPGA SPARTAN 6 484FGGBGA
25LC640T-E/SN IC EEPROM 64KBIT 2MHZ 8SOIC
SST25VF020B-80-4C-SAE-T IC FLASH SER 2MB 80MHZ SPI 8SOIC
XC6SLX100-N3FGG484I IC FPGA SPARTAN-6 484FPGA
SST25LF020A-33-4C-SAE IC FLASH SER 2MB 33HZ SPI 8SOIC
相关代理商/技术参数
参数描述
XC2S400E-6FGG456I 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 456FBGA - Trays
XC2S400E-6FGG676C 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA
XC2S400E-6FGG676I 制造商:XILINX 制造商全称:XILINX 功能描述:Spartan-IIE FPGA
XC2S400E-6FT256C 功能描述:IC SPARTAN-IIE FPGA 400K 256FTBG RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:Spartan®-IIE 产品变化通告:Step Intro and Pkg Change 11/March/2008 标准包装:1 系列:Virtex®-5 SXT LAB/CLB数:4080 逻辑元件/单元数:52224 RAM 位总计:4866048 输入/输出数:480 门数:- 电源电压:0.95 V ~ 1.05 V 安装类型:表面贴装 工作温度:-40°C ~ 100°C 封装/外壳:1136-BBGA,FCBGA 供应商设备封装:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XC2S400E-6FT256I 制造商:Xilinx 功能描述:FPGA SPARTAN-IIE 400K GATES 10800 CELLS 357MHZ 1.8V 256FTBGA - Trays