- 您现在的位置：买卖IC网 > PDF目录300163 > ZL30108LDG1 (XILINX INC) ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 PDF资料下载
参数资料
| 型号： | ZL30108LDG1 |
| 厂商： | XILINX INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 |
| 封装： | 5 X 5 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, MO-220, QFN-32 |
| 文件页数： | 31/57页 |
| 文件大小： | 691K |
| 代理商： | ZL30108LDG1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
ZL30108
Data Sheet
10
Zarlink Semiconductor Inc.
Figure 6 - Out-of-Range Thresholds for OOR_SEL=0
4.3
Time Interval Error (TIE) Corrector Circuit
The TIE Corrector Circuit eliminates phase transients on the output clock that may occur in the course of recovery
from Automatic Holdover mode to Normal mode.
On recovery from Automatic Holdover mode or when switching to another reference input, the TIE corrector circuit
measures the phase delay between the current phase (feedback signal) and the phase of the selected reference
signal. This delay value is stored in the TIE corrector circuit. This circuit creates a new virtual reference signal that
is at the same phase position as the feedback signal. By using the virtual reference, the PLL minimizes the phase
transient it experiences when it switches to another reference input or recovers from Automatic Holdover mode.
The delay value can be reset by setting the TIE Corrector Circuit Clear pin (TIE_CLR) low for at least 15 ns. This
results in a phase alignment between the input reference signal and the output clocks and frame pulses as shown
in Figure 14 and Figure 15. The speed of the phase alignment correction is limited by the loop filter bandwidth.
Convergence is always in the direction of least phase travel. TIE_CLR can be kept low continuously. In that case
the output clocks will always align with the selected input reference. This is illustrated in Figure 7.
C20i Clock Accuracy
0 ppm
+20 ppm
-20 ppm
0
20
52
40
20
32
-32
-60
-75
-50
0
-25
25
75
Frequency offset [ppm]
Out of Range
In Range
C20
50
-40
-52
72
60
-20
-32
-72
C20
100
-100
相关PDF资料 |
PDF描述 |
|---|---|
| ZL30316GKG2 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30316GKG | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30402/QCC1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL30402/QCG1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL50112GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL30109 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with 19.44 MHz Output |
| ZL30109_05 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with |
| ZL30109QDG | 制造商:Microsemi Corporation 功能描述: |
| ZL30109QDG1 | 制造商:Microsemi Corporation 功能描述:DS1/E1 System Synchronizer 64-Pin TQFP 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS. SYNCH WITH 19.44MHZ 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS SYNCHRONIZER 64TQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER DPLL 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER DPLL 64TQFP |
| ZL30110 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Telecom Rate Conversion DPLL |
发布紧急采购，3分钟左右您将得到回复。