- 您现在的位置：买卖IC网 > PDF目录300163 > ZL30108LDG1 (XILINX INC) ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 PDF资料下载
参数资料
| 型号： | ZL30108LDG1 |
| 厂商： | XILINX INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 |
| 封装： | 5 X 5 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, MO-220, QFN-32 |
| 文件页数： | 36/57页 |
| 文件大小： | 691K |
| 代理商： | ZL30108LDG1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页
ZL30108
Data Sheet
14
Zarlink Semiconductor Inc.
5.0
Control and Modes of Operation
5.1
Out of Range Selection
The frequency out of range limits for the precise frequency monitoring in the reference monitors are selected by the
OOR_SEL pin, see Table 2.
5.2
Modes of Operation
The ZL30108 has two possible manual modes of operation; Normal and Freerun. These modes are selected with
mode select pins MODE_SEL as is shown in Table 3. Transitioning from one mode to the other is controlled
externally.
5.2.1
Freerun Mode
Freerun mode is typically used when an independent clock source is required, or immediately following system
power-up before network synchronization is achieved.
In Freerun mode, the ZL30108 provides timing and synchronization signals which are based on the master clock
frequency (supplied to OSCi pin) only, and are not synchronized to the reference input signals.
The accuracy of the output clock is equal to the accuracy of the master clock (OSCi). So if a
±32 ppm output clock
is required, the master clock must also be
±32 ppm. See Applications - Section 7.2, “Master Clock“.
5.2.2
Normal Mode
Normal mode is typically used when a system clock source, synchronized to the network or a backplane is required.
In Normal mode, the ZL30108 provides timing and frame synchronization signals, which are synchronized to one of
two reference inputs (REF0 or REF1). The input reference signal may have a nominal frequency of 2 kHz, 8 kHz,
1.544 MHz, 2.048 MHz, 8.192 MHz, 16.384 MHz or 19.44 MHz. The frequency of the reference inputs are
automatically detected by the reference monitors.
When the Normal mode is selected through the MODE_SEL pin, the ZL30108 will automatically go into the
Automatic Holdover mode if the currently selected reference is disrupted (see Figure 9). After the power up reset,
the ZL30108 will initially go into the Automatic Holdover mode, generating clocks with the same accuracy as it
would be in the Freerun mode. If the currently selected reference is not disrupted (see Figure 3), the state machine
takes the DPLL out of the Automatic Holdover mode. The transition is done through the TIE correction state and the
current phase offset of the output signals to the input reference is maintained.
OOR_SEL
Out Of Range Limits
0
40 - 52 ppm
1
64 - 83 ppm
Table 2 - Out of Range Limits Selection
MODE_SEL
Mode
0
Normal (with automatic Holdover)
1
Freerun
Table 3 - Operating Modes
相关PDF资料 |
PDF描述 |
|---|---|
| ZL30316GKG2 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30316GKG | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30402/QCC1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL30402/QCG1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL50112GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL30109 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with 19.44 MHz Output |
| ZL30109_05 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with |
| ZL30109QDG | 制造商:Microsemi Corporation 功能描述: |
| ZL30109QDG1 | 制造商:Microsemi Corporation 功能描述:DS1/E1 System Synchronizer 64-Pin TQFP 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS. SYNCH WITH 19.44MHZ 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS SYNCHRONIZER 64TQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER DPLL 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER DPLL 64TQFP |
| ZL30110 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Telecom Rate Conversion DPLL |
发布紧急采购，3分钟左右您将得到回复。