- 您现在的位置：买卖IC网 > PDF目录300163 > ZL30108LDG1 (XILINX INC) ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 PDF资料下载
参数资料
| 型号： | ZL30108LDG1 |
| 厂商： | XILINX INC |
| 元件分类： | 数字传输电路 |
| 英文描述： | ATM/SONET/SDH SUPPORT CIRCUIT, QCC32 |
| 封装： | 5 X 5 MM, 0.90 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, MO-220, QFN-32 |
| 文件页数： | 56/57页 |
| 文件大小： | 691K |
| 代理商： | ZL30108LDG1 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页
ZL30108
Data Sheet
8
Zarlink Semiconductor Inc.
4.0
Functional Description
The ZL30108 is a SONET/SDH Network Interface DPLL, providing timing (clock) and synchronization (frame)
signals to SONET/SDH network interface cards. Figure 1 is a functional block diagram which is described in the
following sections.
4.1
Reference Select Multiplexer (MUX)
The ZL30108 accepts two simultaneous reference input signals and operates on their rising edges. One of two, the
primary reference (REF0) or the secondary reference (REF1) signal is selected as input to the TIE Corrector Circuit
based on the Reference Selection (REF_SEL) input.
4.2
Reference Monitor
The input references are monitored by two independent reference monitor blocks, one for each reference. The
block diagram of a single reference monitor is shown in Figure 3. For each reference clock, the frequency is
detected and the clock is continuously monitored for three independent criteria that indicate abnormal behavior of
the reference signal, for example; long term drift from its nominal frequency or excessive jitter. To ensure proper
operation of the reference monitor circuit, the minimum input pulse width restriction of 15 nsec must be
observed.
Reference Frequency Detector (RFD): This detector determines whether the frequency of the reference
clock is 2 kHz, 8 kHz, 1.544 MHz, 2.048 MHz 8.192 MHz, 16.384 MHz or 19.44 MHz and provides this
information to the various monitor circuits and the phase detector circuit of the DPLL.
Precise Frequency Monitor (PFM): This circuit determines whether the frequency of the reference clock
is within the applicable accuracy range defined by the OOR_SEL pin, see Figure 5, Figure 6 and Table 2.
It will take the precise frequency monitor up to 10 s to qualify or disqualify the input reference.
Coarse Frequency Monitor (CFM): This circuit monitors the reference over intervals of approximately
30 s to quickly detect large frequency changes.
Single Cycle Monitor (SCM): This detector checks the period of a single clock cycle to detect large
phase hits or the complete loss of the clock.
Figure 3 - Reference Monitor Circuit
Reference Frequency
Detector
Single Cycle
Monitor
Precise Frequency
Monitor
Coarse Frequency
Monitor
dis/requalify
timer
REF0 /
REF1
OR
REF_DIS= reference disrupted (internal signal)
Mode select
state machine
REF_DIS
REF_FAIL0 /
REF_FAIL1
HOLDOVER
相关PDF资料 |
PDF描述 |
|---|---|
| ZL30316GKG2 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30316GKG | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| ZL30402/QCC1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL30402/QCG1 | ATM/SONET/SDH SUPPORT CIRCUIT, PQFP80 |
| ZL50112GAG2 | SPECIALTY TELECOM CIRCUIT, PBGA552 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ZL30109 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with 19.44 MHz Output |
| ZL30109_05 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:DS1/E1 System Synchronizer with |
| ZL30109QDG | 制造商:Microsemi Corporation 功能描述: |
| ZL30109QDG1 | 制造商:Microsemi Corporation 功能描述:DS1/E1 System Synchronizer 64-Pin TQFP 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS. SYNCH WITH 19.44MHZ 制造商:Microsemi Corporation 功能描述:DS1/E1 SYS SYNCHRONIZER 64TQFP - Trays 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC SYNCHRONIZER DPLL 64TQFP 制造商:Microsemi Corporation 功能描述:IC SYNCHRONIZER DPLL 64TQFP |
| ZL30110 | 制造商:ZARLINK 制造商全称:Zarlink Semiconductor Inc 功能描述:Telecom Rate Conversion DPLL |
发布紧急采购，3分钟左右您将得到回复。