- 您现在的位置：买卖IC网 > PDF目录1888 > 78Q8430-100IGT/F (Maxim Integrated Products)IC LAN MEDIA ACCESS CTLR 100LQFP PDF资料下载
参数资料
| 型号： | 78Q8430-100IGT/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 31/88页 |
| 文件大小： | 0K |
| 描述： | IC LAN MEDIA ACCESS CTLR 100LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 控制器类型： | 以太网控制器，MAC/PHY |
| 电源电压： | 3.3V |
| 电流 - 电源： | 230mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
37
STEP 2. Write address and mask byte [1] through byte [4] to the CAM. For each byte the CAM rule
indicated by table 5.7.2 based on the filter number and byte number should be written as follows.
Reg.
Field
Value to write
CAR
ADDR
byte [1]:
byte [2]:
byte [3]:
byte [4]:
0x64+N
0x60+N
0x4C+N
0x48+N
RMR
Data Match
Value of MAC address byte [1] … byte [4]
Data Mask
Value of mask byte [1] . . . byte [4]
Previous Hit Match
Value of the CAM rule used by the previous byte
1
Previous Hit Mask
0x7F
RCR
Byte Offset
Retain default: 0x00
Interrupt
Retain default: 0
Control Logic Action
Retain default: NOP
2
Match Control
Retain default: MD
1As an example, the Previous Hit Match fields for filter #1 would be 0x7D, 0x65, 0x61 and 0x4D, for
byte [1] through byte [4] respectively.
2
Reg.
An exception is byte [4] of the broadcast filter. Multicast filter #3, byte [4] should have the Control
Logic Action field set to TAX.
STEP 3. Write address and mask byte [5] to CAM rule 0x3C+N as follows.
Field
Value to write
CAR
ADDR
0x3C+N
RMR
Data Match
Value of MAC address byte [5]
Data Mask
Value of mask byte [5]
Previous Hit Match
Set to the CAM rule that was used for byte [4] (0x48+N).
Previous Hit Mask
0x7F
RCR
Byte Offset
Retain default: 0x00
Interrupt
Retain default: 0
Control Logic Action
Set to TAX
1
Match Control
Retain default: MD
1
It is important that STEP 1 deactivates the filter so that no frames are filtered using a partial filter setting
before all relevant rules are written. STEP 4 reactivates the filter once the new settings are in place.
Exception: Multicast filter #3, byte [5] should have the Action field set to SETBC.
STEP 4. Enable the filter. The multicast address filter is enabled by setting the Previous Hit Mask field of the
CAM rule for byte [0] to 0x7F. This step must be done last to prevent an ingressing frame from
matching a partial set of filter rules. All the rules for a filter must be in place before enabling the filter.
A Multicast address filter can be simply activated/deactivated by toggling the value of the Previous Hit
Mask field for the byte [0] CAM rule between 0x7F and 0x00 respectively. Multicast filter #0 should not be
deactivated in this way.
6.7.1.5
Negative Address Filters
Any address filter, either multicast or unicast, can be set as either a positive or negative filter. A positive
filter is a filter that passes frames with a source MAC address that matches the filter. A negative filter is a
filter that blocks frames with a source MAC address that matches the filter. By default, all filters are
positive acting. The following procedure is used to change a filter to negative action:
STEP 1. Change the Match Control field for the CAM rule for byte [5] from MD to DROP.
To change a filter back to a positive acting filter, change the same Match Control field back to MD.
相关PDF资料 |
PDF描述 |
|---|---|
| A1020B-1CQ84C | IC FPGA 2K GATES 84-CQFP COM |
| A1225A-1PQ100C | IC FPGA 2500 GATES 100-PQFP COM |
| A1440A-1VQG100I | IC FPGA 4K GATES 100-VQFP |
| A3P1000-1FGG484T | IC FPGA 1KB FLASH 1M 484-FBGA |
| A3PE1500-PQG208 | IC FPGA 444I/O 208PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78Q8430-100IGTR/F | 功能描述:以太网 IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| 78Q8430-128CGT/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-128CGTR/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-ARM9-EVM | 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| 78Q8430EBST#DB | 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。