参数资料
型号: 78Q8430-100IGT/F
厂商: Maxim Integrated Products
文件页数: 53/88页
文件大小: 0K
描述: IC LAN MEDIA ACCESS CTLR 100LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
控制器类型: 以太网控制器,MAC/PHY
电源电压: 3.3V
电流 - 电源: 230mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
57
7.5.3
Setup Transmit Data Register
Name: STDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x008
Bits
Type
Default
Description
31:25
X
Reserved
24
RW
Endian
The network transmit byte order.
Set = big endian (Most significant byte transmit first)
Clear = little endian (Least significant byte transmit first)
23:20
X
Reserved
19:18
RW
00
Start Offset
The number of bytes to ignore on the first data word written for this
buffer. This byte mask is applied any time the Count value is
non-zero. After each time it is applied, however, it is reset to zero such
that it is really only applied on the first write.
17:16
RW
00
End Offset
The number of bytes to ignore on the last data word written for this
buffer. This byte mask is applied any time the Count value is zero.
Unlike the Start Offset, the End Offset is not self clearing. This means
that the End Offset will be applied to all writes to the QUE once the
Count value reaches zero, unless the host clears the End Offset. The
remainder of PSZR will override the End Offset when a write occurs
and the PSZR value is less than four.
15:14
X
Reserved
13:0
RW
0000
Count
The total number of writes needed to complete the buffer minus one.
This counter decrements on each write operation to the QUE. This
counter decrements on each write operation to the QUE until it reaches
zero. The Count value will remain zero until the next host write. The
value written here must be one less than the number of writes in the
buffer so that the Count value will equal zero on the last write and
cause the End Offset to be applied.
Note: The PCWR and PSZR must be set before writing to the STDR.
7.5.4
Transmit Data Register
Name: TDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x00C
Bits
Type
Default
Description
31:0
WO
N/A
Packet Data to Add to the QUE
Data written to this register is added to the QUE to which the register
belongs.
7.5.5
Receive Data Register
Name: RDR
Reset Val: 0x0000_0000
Block: QUE
Address: 0x010
Bits
Type
Default
Description
1:0
RO
N/A
Packet Data Read from the QUE
Data read from this register is shifted out of the QUE to which the
register belongs. The RPSR should be consulted to make sure data is
available before reading this register.
相关PDF资料
PDF描述
A1020B-1CQ84C IC FPGA 2K GATES 84-CQFP COM
A1225A-1PQ100C IC FPGA 2500 GATES 100-PQFP COM
A1440A-1VQG100I IC FPGA 4K GATES 100-VQFP
A3P1000-1FGG484T IC FPGA 1KB FLASH 1M 484-FBGA
A3PE1500-PQG208 IC FPGA 444I/O 208PQFP
相关代理商/技术参数
参数描述
78Q8430-100IGTR/F 功能描述:以太网 IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
78Q8430EBST#DB 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: