参数资料
型号: 78Q8430-100IGT/F
厂商: Maxim Integrated Products
文件页数: 77/88页
文件大小: 0K
描述: IC LAN MEDIA ACCESS CTLR 100LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
控制器类型: 以太网控制器,MAC/PHY
电源电压: 3.3V
电流 - 电源: 230mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
79
7.7.8
PHY Vendor Specific Register – MR16
Bits
Symbol
Type
Default Description
15
RSVD
R
0
Reserved
14
RSVD
R
0
Reserved
13
RSVD
R
0
Reserved
12
TXHIM
R/W
0
Transmitter High-Impedance Mode
When set, the TXOP/TXON transmit pins and the TX_CLK pin
are put into a high-impedance state. The receive circuitry
remains fully functional.
11
SQEI
R/W
0
SQE Test Inhibit
Setting this bit to 1 disables 10Base-T SQE testing. By
default, this bit is 0 and generates a COL pulse following the
completion of a packet transmission to perform the SQE test.
10
NL10
R/W
0
10Base-T Natural Loopback
Setting this bit to 1 causes transmit data received on the
TXD0-3 pins to be automatically looped back to the RXD0-3
pins when 10Base-T mode is enabled.
9
RSVD
R
0
Reserved
8
RSVD
R
1
Reserved
7
RSVD
R
0
Reserved
6
RSVD
R
1
Reserved
5
APOL
R/W
0
Auto Polarity
During auto-negotiation and 10BASE-T mode, the 78Q8430
PHY is able to automatically invert the received signal due to a
wrong polarity connection. It does so by detecting the polarity
of the link pulses. Setting this bit to 1 disables this feature.
4
RVSPOL
R/W
0
Reverse Polarity
The reverse polarity is detected either through 8 inverted
10Base-T link pulses (NLP) or through one burst of inverted
clock pulses in the auto-negotiation link pulses (FLP). When
the reverse polarity is detected and if the Auto Polarity feature
is enabled, the 78Q8430 PHY will invert the receive data input
and set this bit to 1. If Auto Polarity is disabled, then this bit is
writeable. Writing a 1 to this bit forces the polarity of the
receive signal to be reversed.
3:2
RSVD
R/W
0h
Reserved. Must set to 00.
1
PCSBP
R/W
0
PCS Bypass Mode
When set, the 100Base-TX PCS and scrambling/
descrambling functions are bypassed. Scrambled 5-bit code
groups for transmission are applied to the TX_ER, TXD3-0
pins and received on the RX_ER, RXD3-0 pins. The RX_DV
and TX_EN signals are not valid in this mode. PCSBP mode
is valid only when 100Base-TX mode is enabled and auto-
negotiation is disabled.
0
RXCC
R/W
0
Receive Clock Control
This function is valid only in 100Base-TX mode. When set to
1, the RX_CLK signal will be held low when there is no data
being received (to save power). The RX_CLK signal will
restart 1 clock cycle before the assertion of RX_DV and will be
shut off 64 clock cycles after RX_DV goes low. RXCC is
disabled when loopback mode is enabled (MR0.14 is high).
This bit should be kept at logic zero when PCS Bypass mode
is used.
相关PDF资料
PDF描述
A1020B-1CQ84C IC FPGA 2K GATES 84-CQFP COM
A1225A-1PQ100C IC FPGA 2500 GATES 100-PQFP COM
A1440A-1VQG100I IC FPGA 4K GATES 100-VQFP
A3P1000-1FGG484T IC FPGA 1KB FLASH 1M 484-FBGA
A3PE1500-PQG208 IC FPGA 444I/O 208PQFP
相关代理商/技术参数
参数描述
78Q8430-100IGTR/F 功能描述:以太网 IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
78Q8430EBST#DB 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: