参数资料
型号: 78Q8430-100IGT/F
厂商: Maxim Integrated Products
文件页数: 43/88页
文件大小: 0K
描述: IC LAN MEDIA ACCESS CTLR 100LQFP
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 90
控制器类型: 以太网控制器,MAC/PHY
电源电压: 3.3V
电流 - 电源: 230mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 100-LQFP
供应商设备封装: 100-LQFP(14x14)
包装: 托盘
78Q8430 Data Sheet
DS_8430_001
48
Rev. 1.2
6.11.1.5 Signal Quality Error
In 10 Mbps mode, the MAC checks for a “heartbeat” at the end of a transmitted packet. This is a short
Collision signal within the first 40 bit times after end of transmission. Signal Quality Error sets the No
6.11.1.6 Deferral
In half duplex mode, during any attempt to send a packet, the MAC may have to defer the transmission
because of a pre-occupied network. This is not an error, but is used as a network activity indicator, but
only when collisions do not occur. Deferral sets the Deferral bit of the Transmit Packet Status Register
6.11.1.7 Excessive Deferral
In half duplex operation, the MAC will defer transmission of frames when there is network activity. If the
deferral time is longer than two maximum sized frame times (2.4288 ms for 10-Mbps operation or 0.24288
ms for 100-Mbps operation) then the Excessive Deferral bit of the Transmit Packet Status Register
(TPSR) is set. If the Tx Enable bit of the MCR Register (MCR) is clear, then the transmission is aborted.
Excessive deferral indicates a possible network problem.
6.11.2 MAC Receive Errors
6.11.2.1 Alignment Error
At the end of reception, the MAC receive block checks that the incoming packet has been correctly
framed on an 8-bit boundary. If it is not and the CRC is invalid, data has been disrupted through the
network and the MAC receive block reports an alignment error. A CRC error is also reported. The
Dangling Byte bit and the CRC bit are set in the Receive Packet Status Register (RPSR).
6.11.2.2 CRC Error
At the end of reception, the MAC receive block checks the CRC for validity and reports a CRC error if it is
invalid.
6.11.2.3 Overflow Error
During reception, incoming data is put into the MAC receive FIFO before it is transferred to the QUE
receive controller. If the MAC receive FIFO fills up because of excessive system latency or other
reasons, the MAC receive block sets the Overflow Error of the Receive Packet Status Register (RPSR)
and the remaining frame is dropped.
6.11.2.4 Length Error
The MAC receive block checks the length of the incoming packet at the end of reception based on the
value of the Len/Type field of the frame. If the length is specified in the Len/Type field and the frame is
longer than the maximum frame size of 1518 bytes, (1522 for VLAN tagged packets), the MAC receive
block reports a length error, unless long frame mode is enabled. The MAC will also flag as an error a
MAC control frame that is not exactly 64 bytes in length.
6.11.2.5 MII Error
The PHY informs the MAC if it detects a media error (such as coding violation) by asserting RX_ER.
When the PHY asserts RX_ER, the MAC sets the MII error bit in the Receive Packet Status Register
相关PDF资料
PDF描述
A1020B-1CQ84C IC FPGA 2K GATES 84-CQFP COM
A1225A-1PQ100C IC FPGA 2500 GATES 100-PQFP COM
A1440A-1VQG100I IC FPGA 4K GATES 100-VQFP
A3P1000-1FGG484T IC FPGA 1KB FLASH 1M 484-FBGA
A3PE1500-PQG208 IC FPGA 444I/O 208PQFP
相关代理商/技术参数
参数描述
78Q8430-100IGTR/F 功能描述:以太网 IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
78Q8430-128CGT/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-128CGTR/F 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY
78Q8430-ARM9-EVM 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 类别:编程器,开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理,电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板
78Q8430EBST#DB 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: