- 您现在的位置：买卖IC网 > PDF目录1888 > 78Q8430-100IGT/F (Maxim Integrated Products)IC LAN MEDIA ACCESS CTLR 100LQFP PDF资料下载
参数资料
| 型号： | 78Q8430-100IGT/F |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 47/88页 |
| 文件大小： | 0K |
| 描述： | IC LAN MEDIA ACCESS CTLR 100LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 控制器类型： | 以太网控制器，MAC/PHY |
| 电源电压： | 3.3V |
| 电流 - 电源： | 230mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页当前第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
DS_8430_001
78Q8430 Data Sheet
Rev. 1.2
51
6.12.9 Auto-Negotiation
The 78Q8430 PHY supports the auto-negotiation functions of Clause 28 of IEEE-802.3. This function can
be controlled via register settings. The auto-negotiation function defaults to on and bit MR0[12],
ANEGEN, is high after reset. Software can disable the auto-negotiation function by writing to bit MR0[12].
The contents of register MR4 are sent to the PHY’s link partner during auto-negotiation, coded in fast link
pulses. Bits MR4.8:5 reflect the state of the TECH[2:0] bits after reset. If TECH[2:0] = 111b, then all 4
bits are high. If TECH[2:0] = 001b, then only bit 5 is high. After reset, software can change any of these
bits from a 1 to a 0.
With auto-negotiation enabled, the 78Q8430 PHY will start sending fast link pulses at power on, loss of
link or a command to restart. At the same time, it will look for either 10BASE-T idle, 100BASE-TX idle or
fast link pulses from its link partner. If either idle pattern is detected, the 78Q8430 PHY configures itself
in half- duplex mode at the appropriate speed. If it detects fast link pulses, it decodes and analyzes the
link code transmitted by the link partner. When three identical link code words are received (ignoring the
acknowledge bit), the link code word is stored in register 5. Upon receiving three more identical link code
words, with the acknowledge bit set, the 78Q8430 PHY configures itself to the highest priority technology
common to the two link partners. The technology priorities are, in descending order:
100BASE-TX, Full Duplex.
100BASE-TX, Half Duplex.
10BASE-T, Full Duplex.
10BASE-T, Half Duplex.
Once auto-negotiation is complete, register bits MR18[11:10] will reflect the actual speed and duplex that
was chosen. If auto-negotiation fails to establish a link for any reason, register bit MR18[12] will reflect
this and auto negotiation will restart from the beginning. Writing a one to bit MR0[9], RANEG, will also
cause auto negotiation to restart.
6.12.10
LED Indicators
Two LED pins can be used to indicate various states of operation of the 78Q8430 PHY. The default
configuration uses LED0 to indicate the link is up and LED1 to indicate either RX or TX activity. LED0
and LED1 may be redefined via MR23. There is no direct hardware for controlling the MAC from the PHY
LED status, therefore software drivers must obtain the DUPLEX and SPEED parameters from the PHY
register MR18[11:10] and configure the MAC accordingly.
6.12.11
PHY Interrupts
The 78Q8430 PHY has an Interrupt signal that is asserted whenever any of the eight interrupt bits of
MR17[7:0] are set. The PHY bit in the Host Interrupt Register (HIR) is set to indicate and interrupt from
the PHY. Individual PHY interrupt conditions can be enabled via MR17, bits 15:8, the PHY Interrupt
Enable bits. PHY interrupt bits are cleared when MR17 is read.
6.12.12
Internal Clock PLL
When the internal clock mode is selected by the CLKMODE pin, the 100 MHz system clock is provided by
a PLL inside the PHY. This PLL multiplies the frequency of the 25 MHz PLL crystal oscillator up to the
100 MHz needed to run the system clock.
When the PHY is powered down, the PLL used to generate the internal system clock is also powered
down and ceases to function. For this reason, the internal PHY should never be powered down when the
internal system clock is selected by the CLKMODE pin.
There is no external visibility for the system clock when the internal clock mode is selected. The GBI
interface must therefore always be used in asynchronous bus mode when the internal clock mode is
used.
相关PDF资料 |
PDF描述 |
|---|---|
| A1020B-1CQ84C | IC FPGA 2K GATES 84-CQFP COM |
| A1225A-1PQ100C | IC FPGA 2500 GATES 100-PQFP COM |
| A1440A-1VQG100I | IC FPGA 4K GATES 100-VQFP |
| A3P1000-1FGG484T | IC FPGA 1KB FLASH 1M 484-FBGA |
| A3PE1500-PQG208 | IC FPGA 444I/O 208PQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| 78Q8430-100IGTR/F | 功能描述:以太网 IC 10/100 Ethernet MAC & PHY RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| 78Q8430-128CGT/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-128CGTR/F | 制造商:Maxim Integrated Products 功能描述:Ethernet ICs 10/100 Ethernet MAC & PHY |
| 78Q8430-ARM9-EVM | 功能描述:EVALUATION MODULE 78Q8430 ARM9 RoHS:是 类别:编程器，开发系统 >> 评估演示板和套件 系列:* 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- 主要目的:电源管理，电池充电器 嵌入式:否 已用 IC / 零件:MAX8903A 主要属性:1 芯锂离子电池 次要属性:状态 LED 已供物品:板 |
| 78Q8430EBST#DB | 功能描述:以太网开发工具 3-in-1 Silicon Delay Line RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。