参数资料
型号: 935263912557
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封装: 14 X 14 MM, 1 MM HEIGHT, PLASTIC, SOT-386-1, TQFP-100
文件页数: 33/56页
文件大小: 277K
代理商: 935263912557
Philips Semiconductors
Preliminary specification
PDI1394L21
1394 full duplex AV link layer controller
2000 Jun 06
39
13.2.12
Isochronous Receiver Interrupt Enable (IRXINTE) – Base Address: 0x050
Interrupt enable bits for AV Receiver.
29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7
6
5 4 3
2 1
0
ECIPT
AGFL
T
ERCVBP
ESQOV
ECRCERR
EIRXEMPTY
EFSYNC
ESEQERR
EIRXFULL
31 30
SV00888
EIR512LFT
EIR256LFT
EIR100LFT
Reset Value 0x00000000
Bit 10..0 are interrupt enable bits for the Isochronous Receiver Interrupt Acknowledge (IRXINTACK).
13.2.13
Isochronous Receiver Control Register (IRXCTL) – Base Address: 0x054
29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
TAG
CHANNEL
ERR
SV01017
SPD
31 30
ODD/EVEN
Reset Value 0x00000000
Bit 17..16:
R
SPD: Speed of last received isochronous packet (S100 .. S400).
00 = 100 Mbps
01 = 200 Mbps
10 = 400 Mbps
11 = Reserved
Bit 15..14:
R/W
TAG: Isochronous tag value (must match) for AV format, ‘01’ for IEC 61883 International Standard data.
Bit 13..8:
R/W
CHAN: Channel number to receive isochronous data.
Bit 7..4:
R
ERR: Error code for last received isochronous AV packet.
Table 9.
Error Codes
Code
Name
Meaning
0000
reserved
0001
ack_complete
The node has successfully accepted the packet. If the packet was a request subaction, the destination node has
successfully completed the transaction and no response subaction shall follow.
0010
through
1100
reserved
1101
ack_data_error
The node could not accept the block packet because the data field failed the CRC check, or because the length
of the data block payload did not match the length contained in the dataLength field. this code shall not be
returned for any packet that does not have a data block payload.
1110
and
1111
reserved
Bit 3..0:
R
SYNC: Last received SY code in isochronous bus packet header. Bit 1 is odd/even encryption bit key. State of this bit
will be outputted at active (receiving) AVPORT on the AVxENKEY pin while the accompanying application packet is
being outputted. Also see Section 13.2.6 for a description of the operation of this bit..
相关PDF资料
PDF描述
935263912551 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
08-1101-00 DREHSCHALTER 1POL 12STELLUNGEN
08-1260-00 ************GESTRICHEN************
08-1341-00 DREHSCHALTER 3POL 4STELLUNGEN
08-2101-00 DREHSCHALTER 2POL 12STELLUNGEN
相关代理商/技术参数
参数描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP