参数资料
型号: 935263912557
厂商: NXP SEMICONDUCTORS
元件分类: 微控制器/微处理器
英文描述: 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
封装: 14 X 14 MM, 1 MM HEIGHT, PLASTIC, SOT-386-1, TQFP-100
文件页数: 54/56页
文件大小: 277K
代理商: 935263912557
Philips Semiconductors
Preliminary specification
PDI1394L21
1394 full duplex AV link layer controller
2000 Jun 06
7
9.4.1
Bushold and Link/PHY single capacitor
galvanic isolation
9.4.1.1
Bushold
The PDI1394L21 uses an internal bushold circuit on each of the
indicated pins to keep these CMOS inputs from “floating” while being
driven by a 3-Stated device or input coupling capacitor.
Unterminated high impedance inputs react to ambient electrical
noise which cause internal oscillation and excess power supply
current draw.
The following pins have bushold circuitry enabled when the ISO_N
pin is in the logic “1” state:
Pin No.
Name
Function
47
PHYCTL0
PHY control line 0
46
PHYCTL1
PHY control line 1
54
LREQ
Link request line
43
PHYD0
PHY data bus bit 0
42
PHYD1
PHY data bus bit 1
41
PHYD2
PHY data bus bit 2
40
PHYD3
PHY data bus bit 3
37
PHYD4
PHY data bus bit 4
36
PHYD5
PHY data bus bit 5
35
PHYD6
PHY data bus bit 6
34
PHYD7
PHY data bus bit 7
Philips bushold circuitry is designed to provide a high resistance
pull-up or pull-down on the input pin. This high resistance is easily
overcome by the driving device when its state is switched. Figure 1
shows a typical bushold circuit applied to a CMOS input stage. Two
weak MOS transistors are connected to the input. An inverter is also
connected to the input pin and supplies gate drive to both
transistors. When the input is LOW, the inverter output drives the
lower MOS transistor and turns it on. This re-enforces the LOW on
the input pin. If the logic device which normally drives the input pin
were to be 3-Stated, the input pin would remain “pulled-down” by the
weak MOS transistor. If the driving logic device drives the input pin
HIGH, the inverter will turn the upper MOS transistor on,
re-enforcing the HIGH on the input pin. If the driving logic device is
then 3-Stated, the upper MOS transistor will weakly hold the input
pin HIGH.
The PHY’s outputs can be 3-Stated and single capacitor isolation
can be used with the Link; both situations will allow the Link inputs to
float. With bushold circuitry enabled, these pins are provided with dc
paths to ground, and power by means of the bushold transistors;
this arrangement keeps the inputs in known logical states.
SV00911
INPUT PIN
INTERNAL
CIRCUITS
Figure 1. Bushold circuit
9.4.1.2
Single capacitor isolation
The circuit example (Figure 2) shows the connections required to
implement basic single capacitor Link/PHY isolation.
NOTE: The isolation enablement pins on both devices are in their
“1” states, activating the bushold circuits on each part. The bushold
circuits provide local dc ground references to each side of the
isolating/coupling capacitors. Also note that ground
isolation/signal-coupling must be provided in the form of a parallel
combination of resistance and capacitance as indicated in
IEEE 1394–1995.
D0
D1
D2
D3
PHYCTL0
PHYCTL1
LREQ
SYSCLK
ISO–
Cc
PHY
PDI1394Pxx
ISOLATED PHY GROUND
Cc
Cr
Cc
1MEG
Cc
PHY D0
PHY D1
PHY D2
PHY D3
PHYCTL0
PHYCTL1
LREQ
SCLK
ISO_N
LINK
PDI1394L21
43
42
41
40
47
46
54
55
48
APPLICATION GROUND
APPLICATION
+3.3V
ISOLATED
+3.3V
SV00912
Cc = 0.001
F; Cr = 0.1F
6, 13, 24, 32, etc.
Figure 2. Single capacitor Link/PHY isolation
相关PDF资料
PDF描述
935263912551 1 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PQFP100
08-1101-00 DREHSCHALTER 1POL 12STELLUNGEN
08-1260-00 ************GESTRICHEN************
08-1341-00 DREHSCHALTER 3POL 4STELLUNGEN
08-2101-00 DREHSCHALTER 2POL 12STELLUNGEN
相关代理商/技术参数
参数描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP