- 您现在的位置：买卖IC网 > PDF目录373890 > AD6634 (Analog Devices, Inc.) 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) PDF资料下载
参数资料
| 型号： | AD6634 |
| 厂商： | Analog Devices, Inc. |
| 元件分类： | 基带处理器 |
| 英文描述： | 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| 中文描述： | 80 MSPS的双通道的WCDMA接收信号处理器（RSP） |
| 文件页数： | 35/52页 |
| 文件大小： | 925K |
| 代理商： | AD6634 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页
REV. 0
AD6634
–35–
PCLK
PxREQ
Px[15:0]
PxACK
PxlQ
PxCH[1:0]
I[15:0]
PxCH[0] = AGC#
PxCH[1] = 0
t
DPREQ
t
DPCH
t
DPIQ
t
DPP
Q[15:0]
RSSI[11:0]
PxCH[0] = AGC#
PxCH[1] = 1
Figure 39. AGC Output with RSSI Word
Master/Slave PCLK Modes
The parallel ports may operate in either Master or Slave mode.
The mode is set via the Port Clock Control register (address
0x1E). The parallel ports power up in Slave mode to avoid
possible contentions on the PCLK pin.
In Master mode, PCLK is an output whose frequency is the
AD6634 clock frequency divided by the PCLK divisor. Since
values for PCLK_divisor[2:1] can range from 0 to 3, integer
divisors of 1, 2, 4, or 8, respectively, can be obtained. Since the
maximum clock rate of the AD6634 is 80 MHz, the highest PLCK
rate in Master mode is also 80 MHz. Master mode is selected
by setting Bit 0 of address 0x1E.
In Slave mode, external circuitry provides the PCLK signal. Slave
mode PCLK signals may be either synchronous or asynchronous.
The maximum Slave mode PCLK frequency is 100 MHz.
Parallel Port Pin Functionality
The following describes the functionality of the pins used by the
parallel ports.
PCLK—Input/Output. As an output (Master mode), the maximum
frequency is CLK/N, where CLK is AD6634 clock and N
is an
integer divisor from 1, 2, 4, or 8. As an input (Slave
mode),
it may be asynchronous relative to the AD6634 CLK. This pin
powers up as an input to avoid possible contentions. Other port
outputs change on the rising edge of PCLK.
REQ—Active HIGH output, synchronous to PCLK. A logic
HIGH on this pin indicates that data is available to be shifted out
of the port. A logic HIGH value remains high until all pending
data has been shifted out.
ACK—Active HIGH asynchronous input. Applying a logic LOW
on this pin inhibits parallel port data shifting. Applying a logic
HIGH to this pin when REQ is high causes the parallel port to
shift out data according the programmed data mode. ACK is
sampled on the rising edge of PCLK. Assuming REQ is asserted,
the latency from the assertion of ACK to data appearing at the
parallel port output is no more than 1.5 PCLK cycles (see
Figure 12). ACK may be held high continuously; in this case,
when data becomes available, shifting begins 1 PCLK cycle after
the assertion of REQ (see Figure 36).
PAIQ, PBIQ—High whenever I data is present on the port output,
low otherwise.
PACH[1:0], PBCH[1:0]—These pins serve to identify data in
both of the data modes. In Channel mode, these pins form a 2-bit
binary number identifying the source channel of the current
data-word. In AGC mode, [0] indicates the AGC source (0 = AGC
A, 1 = AGC B), and [1] indicates whether the current data-word
is I/Q data (0) or an RSSI word (1).
PA[15:0], PB[15:0]—Parallel Output Data Ports. Contents and
format are mode-dependent.
LINK PORT
The AD6634 has two configurable link ports that provide a
seamless data interface with the TigerSHARC DSP. Each link
port allows the AD6634 to write output data to the receive
DMA channel in the TigerSHARC for transfer to memory.
Since they operate independently of each other, each link port can
be connected to a different TigerSHARC or different link ports
on the same TigerSHARC. Figure 40 shows how to connect one of
the two AD6634 link ports to one of the four TigerSHARC link
ports. Link Port A is configured through register 0x1B and Link
Port B is configured through register 0x1D.
AD6634
LCLKIN
LCLKOUT
LDAT
PCLK
TigerSHARC
LCLKIN
LCLKOUT
LDAT
PCLK
8
Figure 40. Link Port Connection between AD6634
and TigerSHARC
Link Port Data Format
Each link port can output data to the TigerSHARC in five different
formats: 2-channel, 4-channel, dedicated AGC, redundant AGC
with RSSI word, and redundant AGC without RSSI word. Each
format outputs two bytes of I data and two bytes of Q data to form a
4-byte IQ pair. Since the TigerSHARC link port transfers data in
quad-word (16-byte) blocks, four IQ pairs can make up one quad-
word. If the channel data is selected (Bit 0 = 0 of 0x1B/0x1D),
4-byte IQ words of the four channels can be output in succession or
alternating channel pair IQ words can be output. Figures 41
and 42 show the quad-word transmitted for each scenario with
corresponding register values for configuring each link port.
LINK PORT
A OR B
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
ADDR 0x1B OR 0x1D BIT 0 = 0, BIT 1 = 0
LINK PORT A
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
LINK PORT B
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
ADDR 0x1B OR 0x1D BIT 0 = 0, BIT 1 = 1
Figure 41. Link Port Data from RCF
If AGC output is selected (Bit 0 = 1), RSSI information can be
sent with the IQ pair from each AGC. Each link port can be
configured to output data from one AGC or both link ports can
output data from the same AGC. If both link ports are transmitting
the same data, RSSI information must be sent with the IQ
words (Bit 2 = 0). Note that the actual RSSI word is only two
bytes (12 bits appended with four zeros), so the link port sends
two bytes of 0s immediately after each RSSI word to make a full
16-byte quad-word.
相关PDF资料 |
PDF描述 |
|---|---|
| AD6634BBC | 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| AD6634PCB | 80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| AD6635 | 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
| AD6635BB | 4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
| AD6636 | 150 MSPS Wideband Digital Down-Converter (DDC) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD6634BBC | 功能描述:IC RSP 80MSPS DUAL 196-CSPBGA RoHS:否 类别:RF/IF 和 RFID >> RF 混频器 系列:AD6634 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- RF 型:W-CDMA 频率:2.11GHz ~ 2.17GHz 混频器数目:1 增益:17dB 噪音数据:2.2dB 次要属性:- 电流 - 电源:11.7mA 电源电压:2.7 V ~ 3.3 V 包装:托盘 封装/外壳:12-VFQFN 裸露焊盘 供应商设备封装:12-QFN-EP（3x3） |
| AD6634BBCZ | 功能描述:IC RSP 80MSPS DUAL 196CSPBGA RoHS:是 类别:RF/IF 和 RFID >> RF 混频器 系列:AD6634 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:100 系列:- RF 型:W-CDMA 频率:2.11GHz ~ 2.17GHz 混频器数目:1 增益:17dB 噪音数据:2.2dB 次要属性:- 电流 - 电源:11.7mA 电源电压:2.7 V ~ 3.3 V 包装:托盘 封装/外壳:12-VFQFN 裸露焊盘 供应商设备封装:12-QFN-EP（3x3） |
| AD6634BC/PCB | 制造商:Analog Devices 功能描述:WCDMA RECEIVE SGNL PROCESSOR - Bulk |
| AD6634PCB | 制造商:AD 制造商全称:Analog Devices 功能描述:80 MSPS, Dual-Channel WCDMA Receive Signal Processor (RSP) |
| AD6635 | 制造商:AD 制造商全称:Analog Devices 功能描述:4-Channel, 80 MSPS WCDMA Receive Signal Processor (RSP) |
发布紧急采购，3分钟左右您将得到回复。