参数资料
型号: AD9517-3ABCPZ
厂商: Analog Devices Inc
文件页数: 41/80页
文件大小: 0K
描述: IC CLOCK GEN 2.0GHZ VCO 48LFCSP
标准包装: 1
类型: 时钟发生器,扇出配送
PLL:
输入: CMOS,LVDS,LVPECL
输出: CMOS,LVDS,LVPECL
电路数: 1
比率 - 输入:输出: 1:12
差分 - 输入:输出: 是/是
频率 - 最大: 2.25GHz
除法器/乘法器: 是/无
电源电压: 3.135 V ~ 3.465 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-VFQFN 裸露焊盘,CSP
供应商设备封装: 48-LFCSP-VQ(7x7)
包装: 托盘
AD9517-3
Data Sheet
Rev. E | Page 46 of 80
Table 44. Divider 2 and Divider 3 Duty Cycle; VCO Divider
Not Used; Duty Cycle Correction On (DCCOFF = 0)
Input
Clock
Duty
Cycle
DX.1
DX.2
Output Duty Cycle
NX.1 + MX.1 + 2
NX.2 + MX.2 + 2
50%
1
50%
Even
(NX.1 = MX.1)
1
50%
X%
1
X% (High)
X%
Even
(NX.1 = MX.1)
1
50%
Odd
(MX.1 = NX.1 + 1)
1
50%
X%
Odd
(MX.1 = NX.1 + 1)
1
(NX.1 + 1 + X%)/
(2NX.1 + 3)
50%
Even
(NX.1 = MX.1)
Even
(NX.2 = MX.2)
50%
X%
Even
(NX.1 = MX.1)
Even
(NX.2 = MX.2)
50%
Odd
(MX.1 = NX.1 + 1)
Even
(NX.2 = MX.2)
50%
X%
Odd
(MX.1 = NX.1 + 1)
Even
(NX.2 = MX.2)
50%
Odd
(MX.1 = NX.1 + 1)
Odd
(MX.2 = NX.2 + 1)
50%
X%
Odd
(MX.1 = NX.1 + 1)
Odd
(MX.2 = NX.2 + 1)
(2NX.1NX.2 + 3NX.1 +
3NX.2 + 4 + X%)/
((2NX.1 + 3)(2NX.2 + 3))
Phase Offset or Coarse Time Delay (Divider 2 and Divider 3)
Divider 2 and Divider 3 can be set to have a phase offset or
delay. The phase offset is set by a combination of the bits in the
phase offset and start high registers (see Table 45).
Table 45. Setting Phase Offset and Division for Divider 2 and
Divider 3
Divider
Start
High (SH)
Phase
Offset (PO)
Low
Cycles M
High
Cycles N
2
2.1
0x19C[0]
0x19A[3:0]
0x199[7:4]
0x199[3:0]
2.2
0x19C[1]
0x19A[7:4]
0x19B[7:4]
0x19B[3:0]
3
3.1
0x1A1[0]
0x19F[3:0]
0x19E[7:4]
0x19E[3:0]
3.2
0x1A1[1]
0x19F[7:4]
0x1A0[7:4]
0x1A0[3:0]
Let
Δt = delay (in seconds).
Φx.y = 16 × SH[0] + 8 × PO[3] + 4 × PO[2] + 2 × PO[1] +
1 × PO[0].
TX.1 = period of the clock signal at the input to DX.1 (in seconds).
TX.2 = period of the clock signal at the input to DX.2 (in seconds).
Case 1
When Φx.1 ≤ 15 and Φx.2 ≤ 15:
Δt = Φx.1 × TX.1 + ΦX.2 × Tx.2
Case 2
When Φx.1 ≤ 15 and Φx.2 ≥ 16:
Δt = ΦX.1 × TX.1 + (ΦX.2 16 + MX.2 + 1) × TX.2
Case 3
When ΦX.1 ≥ 16 and ΦX.2 ≤ 15:
Δt = (ΦX.1 16 + MX.1 + 1) × TX.1 + ΦX.2 × TX.2
Case 4
When ΦX.1 ≥ 16 and ΦX.2 ≥ 16:
Δt =
X.1 16 + MX.1 + 1) × TX.1 + (ΦX.2 16 + MX.2 + 1) × TX.2
Fine Delay Adjust (Divider 2 and Divider 3)
Each AD9517 LVDS/CMOS output (OUT4 to OUT7) includes
an analog delay element that can be programmed to give
variable time delays (Δt) in the clock signal at that output.
DIVIDER
X.2
DIVIDER
X.1
T
OUTM
BYPASS
FINE DELAY
ADJUST
CMOS
LVDS
CMOS
T
OUTN
BYPASS
FINE DELAY
ADJUST
CMOS
LVDS
CMOS
OUTPUT
DRIVERS
CLK
VCO
DIVIDER
06
42
7-
0
72
Figure 56. Fine Delay (OUT4 to OUT7)
The amount of delay applied to the clock signal is determined
by programming four registers per output (see Table 46).
Table 46. Setting Analog Fine Delays
OUTPUT
(LVDS/CMOS)
Ramp
Capacitors
Ramp
Current
Delay
Fraction
Delay
Bypass
OUT4
0x0A1[5:3]
0x0A1[2:0]
0x0A2[5:0]
0x0A0[0]
OUT5
0x0A4[5:3]
0x0A4[2:0]
0x0A5[5:0]
0x0A3[0]
OUT6
0x0A7[5:3]
0x0A7[2:0]
0x0A8[5:0]
0x0A6[0]
OUT7
0x0AA[5:3]
0x0AA[2:0]
0x0AB[5:0]
0x0A9[0]
相关PDF资料
PDF描述
AD9517-1ABCPZ IC CLOCK GEN 2.5GHZ VCO 48LFCSP
V110A48H300BL2 CONVERTER MOD DC/DC 48V 300W
AD9511BCPZ IC CLOCK DIST 5OUT PLL 48LFCSP
V110A48H300BL CONVERTER MOD DC/DC 48V 300W
VI-B60-MV CONVERTER MOD DC/DC 5V 150W
相关代理商/技术参数
参数描述
AD9517-3ABCPZ 制造商:Analog Devices 功能描述:CLOCK GENERATOR 2.25GHZ LFCSP-48 制造商:Analog Devices 功能描述:CLOCK GENERATOR, 2.25GHZ, LFCSP-48
AD9517-3ABCPZ-RL7 功能描述:IC CLOCK GEN 2.0GHZ VCO 48LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器,PLL,频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 时钟发生器 PLL:带旁路 输入:LVCMOS,LVPECL 输出:LVCMOS 电路数:1 比率 - 输入:输出:2:11 差分 - 输入:输出:是/无 频率 - 最大:240MHz 除法器/乘法器:是/无 电源电压:3.135 V ~ 3.465 V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:32-LQFP 供应商设备封装:32-TQFP(7x7) 包装:带卷 (TR)
AD9517-3BCPZ 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-REEL7 制造商:Analog Devices 功能描述:
AD9517-3BCPZ-TR 制造商:Analog Devices 功能描述:12-OUTPUT CLOCK GENERATOR WITH INTEGRATED 2.0 GHZ VCO - Tape and Reel