- 您现在的位置：买卖IC网 > PDF目录10534 > AD9600ABCPZ-105 (Analog Devices Inc)IC ADC 10BIT 105MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9600ABCPZ-105 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 19/72页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 105MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 105M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 650mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
AD9600
Rev. B | Page 26 of 72
External Reference Operation
The use of an external reference may be necessary to enhance
the gain accuracy of the ADC or to improve the thermal drift
characteristics. Figure 54 shows the typical drift characteristics
of the internal reference in 1.0 V mode.
2.5
–2.5
–40
TEMPERATURE (°C)
R
EF
ER
EN
C
E
VO
L
T
A
G
E
ER
R
O
R
(
m
V
)
2.0
1.5
1.0
0
–0.5
–1.0
–1.5
–2.0
–20
0
2040
6080
0
6
90
9-
2
99
Figure 54. Typical VREF Drift
When the SENSE pin is tied to AVDD, the internal reference is
disabled, allowing the use of an external reference. An internal
reference buffer loads the external reference with an equivalent
6 kΩ load (see Figure 15). The internal buffer generates the
positive and negative full-scale references for the ADC core.
Therefore, the external reference must be limited to a maximum
of 1.0 V.
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9600 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
The signal is typically ac-coupled into the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
(see Figure 55) and require no external bias.
1.2V
CLK+
AVDD
CLK–
2pF
06
909
-0
23
Figure 55. Equivalent Clock Input Circuit
Clock Input Options
The AD9600 has a very flexible clock input structure. The clock
input can be a CMOS, LVDS, LVPECL, or sine wave signal.
Regardless of the type of signal being used, the jitter of the clock
source is of the most concern, as described in the Jitter
Considerations section.
AD9600 (at clock rates of up to 625 MHz). A low jitter clock source
is converted from a single-ended signal to a differential signal
using either an RF balun or an RF transformer.
The RF balun configuration is recommended for clock
frequencies between 125 MHz and 625 MHz, and the RF
transformer is recommended for clock frequencies from 10 MHz
to 200 MHz. The back-to-back Schottky diodes across the
secondary transformer or balun limit clock excursions into the
AD9600 to approximately 0.8 V p-p differential.
This helps prevent the large voltage swings of the clock from
feeding through to other portions of the AD9600 while
preserving the fast rise and fall times of the signal that are
critical to low jitter performance.
0.1F
SCHOTTKY
DIODES:
HSMS2822
CLK+
50
100
CLK–
CLK+
ADC
AD9600
Mini-Circuits
ADT1-1WT, 1:1Z
XFMR
069
09-
0
24
Figure 56. Transformer-Coupled Differential Clock (up to 200 MHz)
0.1F
1nF
CLK+
1nF
50
CLK–
CLK+
ADC
AD9600
SCHOTTKY
DIODES:
HSMS2822
06
90
9-
05
7
Figure 57. Balun-Coupled Differential Clock (up to 625 MHz)
If a low jitter clock source is not available, another option is to
ac-couple a differential PECL signal to the sample clock input
jitter performance.
100
0.1F
240
240
PECL
DRIVER
AD9510/AD9511/AD9512/
AD9513/AD9514/AD9515
50k
50k
CLK–
CLK+
ADC
AD9600
CLK+
CLK–
0
690
9-
0
25
Figure 58. Differential PECL Sample Clock (up to 150 MSPS)
A third option is to ac-couple a differential LVDS signal to the
drivers offer excellent jitter performance.
100
0.1F
50k
LVDS
DRIVER
50k
CLK–
CLK+
CLK–
CLK+
ADC
AD9600
AD9510/AD9511/AD9512/
AD9513/AD9514/AD9515
06
90
9-
0
26
Figure 59. Differential LVDS Sample Clock (up to 150 MSPS)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-241-IW-F3 | CONVERTER MOD DC/DC 12V 100W |
| AD7653ACPZ | IC ADC 16BIT UNIPOLAR 48LFCSP |
| VE-241-IW-F2 | CONVERTER MOD DC/DC 12V 100W |
| LTC1279CG | IC A/DCONV SAMPLNG W/SHTDN24SSOP |
| VI-BTN-IV-F4 | CONVERTER MOD DC/DC 18.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9600ABCPZ-125 | 功能描述:IC ADC 10BIT 125MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9600ABCPZ-150 | 功能描述:IC ADC 10BIT 150MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9600BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-125 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-150 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。