- 您现在的位置：买卖IC网 > PDF目录10534 > AD9600ABCPZ-105 (Analog Devices Inc)IC ADC 10BIT 105MSPS 64LFCSP PDF资料下载
参数资料
| 型号： | AD9600ABCPZ-105 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 27/72页 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 105MSPS 64LFCSP |
| 标准包装： | 1 |
| 位数： | 10 |
| 采样率（每秒）： | 105M |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 650mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 托盘 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
AD9600
Rev. B | Page 33 of 72
SIGNAL MONITOR
The signal monitoring block provides additional information about
the signal being digitized by the ADC. The signal monitor computes
the rms input magnitude, the peak magnitude, and/or the number
of samples by which the magnitude exceeds a particular threshold.
Together, these functions can be used to gain insight into the
signal characteristics and to estimate the peak/average ratio or
even the shape of the complementary cumulative distribution
function (CCDF) curve of the input signal. This information
can be used to drive an AGC loop to optimize the range of the
ADC in the presence of real-world signals.
The signal monitor result values can be obtained from the part by
reading back Register 0x116 to Register 0x11B, using the SPI port
or the signal monitor SPORT output. The output contents of the
SPI-accessible signal monitor registers are set via the two signal
monitor mode bits of the signal monitor control register
(Address 0x112). Both ADC channels must be configured for
the same signal monitor mode. Separate SPI-accessible, 20-bit
signal monitor result (SMR) registers (Address 0x116 to Address
0x11B) are provided for each ADC channel. Any combination of
the signal monitor functions can also be output to the user via
the serial SPORT interface. These outputs are enabled using the
peak detector output enable, rms magnitude output enable, and
threshold crossing output enable bits in the signal monitor
SPORT control register (Address 0x111).
For each of the signal monitor measurements, a programmable
signal monitor period register (SMPR) controls the duration of
the measurement. This period is programmed as the number of
input clock cycles in the 24-bit signal monitor period register
located at Address 0x113, Address 0x114, and Address 0x115.
This register can be programmed with a period from 128 samples
to 16.78 (224) million samples.
Because the dc offset of the ADC can be significantly larger
than the signal of interest (affecting the results from the signal
monitor), a dc correction circuit is included as part of the signal
monitor block to null the dc offset before measuring the power.
PEAK DETECTOR MODE
The magnitude of the input port signal is monitored over a
programmable period (determined by SMPR) to give the peak
value detected. This function is enabled by programming a
Logic 1 in the signal monitor mode bits of the signal monitor
control register (Address 0x112) or by setting the peak detector
output enable bit in the signal monitor SPORT control register
(Address 0x111). The 24-bit SMPR must be programmed before
activating this mode.
After enabling this mode, the value in the SMPR is loaded into
a monitor period timer and the countdown is started. The magni-
tude of the input signal is compared with the value in the
internal peak level holding register (not accessible to the user),
and the greater of the two values is updated as the current peak
level. The initial value in the peak level holding register is set to
the current ADC input signal magnitude, and the comparison
continues until the monitor period timer reaches a count of 1.
When the monitor period timer reaches a count of 1, the 13-bit
value in the peak level holding register is transferred to the signal
monitor holding register (not accessible to the user) and can be
read through the SPI port or output through the SPORT serial
interface. The monitor period timer is reloaded with the value in
the SMPR, and the countdown is restarted. In addition, the value in
the peak level holding register is reset to the magnitude of the
first input sample, and the previously explained comparison and
update procedure continues.
Figure 67 is a block diagram of the peak detector logic. The
SMR register contains the absolute magnitude of the peak
detected by the peak detector logic.
SIGNAL MONITOR
HOLDING
REGISTER (SMR)*
MAGNITUDE
STORAGE
REGISTER*
COMPARE
A>B
TO
MEMORY
MAP/SPORT
FROM
MEMORY
MAP
FROM
INPUT
PORTS
LOAD
CLEAR
LOAD
IS COUNT = 1?
DOWN
COUNTER
SIGNAL MONITOR
PERIOD REGISTER
* THESE ARE INTERNAL REGISTERS. THEY ARE NOT IN THE REGISTER
MAP AND CANNOT BE ACCESSED BY USERS.
0
69
09-
044
Figure 67. ADC Input Peak Detector Block Diagram
RMS/MS MAGNITUDE MODE
In this mode, the root-mean-square (rms) or mean-square (ms)
magnitude of the input port signal is integrated (by adding an
accumulator) over a programmable period (determined by SMPR)
to give the rms or ms magnitude of the input signal. This mode
is set by programming Logic 0 in the signal monitor mode bits
of the signal monitor control register (Address 0x112) or by setting
the rms magnitude output enable bit in the signal monitor
SPORT control register (Address 0x111). The 24-bit SMPR,
representing the period over which integration is performed,
must be programmed before activating this mode.
After enabling the rms/ms magnitude mode, the value in the SMPR
is loaded into a monitor period timer, and the countdown is started
immediately. Each input sample is converted to floating-point
format and squared. It is then converted to an 11-bit fixed-point
format and added to the contents of the 24-bit accumulator. The
integration continues until the monitor period timer reaches a
count of 1.
When the monitor period timer reaches a count of 1, the square
root of the value in the accumulator is taken and transferred
(after some formatting) to the signal monitor holding register,
which can be read through the SPI port or output through the
SPORT serial port. The monitor period timer is reloaded with
the value in the SMPR, and the countdown is restarted. In addition,
相关PDF资料 |
PDF描述 |
|---|---|
| VE-241-IW-F3 | CONVERTER MOD DC/DC 12V 100W |
| AD7653ACPZ | IC ADC 16BIT UNIPOLAR 48LFCSP |
| VE-241-IW-F2 | CONVERTER MOD DC/DC 12V 100W |
| LTC1279CG | IC A/DCONV SAMPLNG W/SHTDN24SSOP |
| VI-BTN-IV-F4 | CONVERTER MOD DC/DC 18.5V 150W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9600ABCPZ-125 | 功能描述:IC ADC 10BIT 125MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| AD9600ABCPZ-150 | 功能描述:IC ADC 10BIT 150MSPS 64LFCSP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 标准包装:1 系列:- 位数:14 采样率（每秒）:83k 数据接口:串行，并联 转换器数目:1 功率耗散（最大）:95mW 电压电源:双 ± 工作温度:0°C ~ 70°C 安装类型:通孔 封装/外壳:28-DIP（0.600"，15.24mm） 供应商设备封装:28-PDIP 包装:管件 输入数目和类型:1 个单端，双极 |
| AD9600BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-125 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-150 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。