- 您现在的位置：买卖IC网 > PDF目录1894 > AD9895KBCZRL (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF资料下载
参数资料
| 型号： | AD9895KBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 10/58页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFBGA，CSPBGA |
| 供应商设备封装： | 64-CSPBGA（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页
REV. A
–18–
AD9891/AD9895
Individual Vertical Sequences
To generate the individual vertical sequences or patterns shown
in Figure 18, five registers are required for each sequence.
Table VII summarizes these registers and their respective bit
lengths. The start polarity (VTPPOL) determines the starting
polarity of the vertical sequence and can be programmed high
or low. The first toggle position (VTPTOG1) and second
toggle position (VTPTOG2) are the pixel locations within the line
where the pulse transitions. A third toggle position
(VTPTOG3) is also available for sequences 0 through 7. All
toggle positions are 10-bit values, which limits the placement of
a pulse to within 1024 pixels of a line. A separate register,
VSTART, sets the start position of the sequence within the line
(see Individual Vertical Regions section). The Length
(VTPLEN) Register determines the number of pixels between
each of the pulse repetitions, if any repetitions have been
programmed. The number of repetitions (VTPREP) simply
determines the number of pulse repetitions desired within a
single line. Programming “1” for VTPREP gives a single
pulse, while setting to “0” will provide a fixed dc output based
on the start polarity value. There is a total of 12 individual
sequences that may be programmed.
When specifying the individual regions, each sequence may be
assigned to any of the V1–V4 outputs. For example, Figure 19
shows a typical 4-phase V-clock arrangement. Two different
sequences are needed to generate the different pulsewidths.
The use of individual start positions for V1–V4 allows the four
outputs to be generated from two sequences. Figure 20 shows a
slightly different V-clock arrangement in which V2, V3, and V4
are simply shifted and/or inverted versions of V1. Only one
individual sequence is needed because all signals have the same
pulsewidth. The invert sequence registers (VINV) are used for
V3 and V4 (see Table VII).
Note that for added flexibility, the VTPPOL Registers (Start
Polarity) may be used as an extra toggle position.
Table VII. Individual VTP Sequence Parameters
Register
Length
Range
Description
VTPPOL
1b
High/Low
Starting Polarity of Vertical Transfer Pulse for Each Sequence 0–11
VTPTOG1
10b
0–1023 Pixel Location
First Toggle Position within Line for Each Sequence 0–11
VTPTOG2
10b
0–1023 Pixel Location
Second Toggle Position within Line for Each Sequence 0–11
VTPTOG3
10b
0–1023 Pixel Location
Third Toggle Position within Line for Each Sequence 0–7
VTPLEN
10b
0–1023 Pixels
Length between Pulse Repetitions for Each Sequence 0–11
VTPREP
12b
0–4095 Pulses
Number of Pulse Repetitions for Each Sequence 0–11 (0 = DC Output)
HD
V1–V4
PROGRAMMABLE SETTINGS FOR EACH SEQUENCE:
1: START POLARITY
2: 1ST TOGGLE POSITION
3: 2ND TOGGLE POSITION (THERE IS ALSO A 3RD TOGGLE POSITION AVAILABLE FOR SEQUENCES 0 TO 7)
4: LENGTH BETWEEN REPEATS
5: NUMBER OF REPEATS
START POSITION OF SEQUENCE IS INDIVIDUALLY PROGRAMMABLE FOR EACH V1–V4 OUTPUT
4
5
1
2
3
Figure 18. Individual Vertical Sequence Programmability
V1
V2
V1 USES SEQUENCE 0
V3
V4
HD
V2 USES SEQUENCE 0,
WITH DIFFERENT START POSITION
V3 USES SEQUENCE 1
V4 USES SEQUENCE 1,
WITH DIFFERENT START POSITION
Figure 19. Example of Separate V1–V4 Signals Using Two Individual Sequences
相关PDF资料 |
PDF描述 |
|---|---|
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
| AD9923ABBCZ | IC PROCESSOR CCD 12BIT 105CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9898 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
发布紧急采购，3分钟左右您将得到回复。