- 您现在的位置：买卖IC网 > PDF目录1894 > AD9895KBCZRL (Analog Devices Inc)IC CCD SIGNAL PROC/GEN 64-CSPBGA PDF资料下载
参数资料
| 型号： | AD9895KBCZRL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 55/58页 |
| 文件大小： | 0K |
| 描述： | IC CCD SIGNAL PROC/GEN 64-CSPBGA |
| 标准包装： | 2,000 |
| 类型： | CCD 信号处理器，12 位 |
| 输入类型： | 逻辑 |
| 输出类型： | 逻辑 |
| 接口： | 3 线串口 |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-VFBGA，CSPBGA |
| 供应商设备封装： | 64-CSPBGA（9x9） |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页当前第55页第56页第57页第58页
REV. A
–6–
AD9891/AD9895
CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection. Although the
AD9891 and AD9895 feature proprietary ESD protection circuitry, permanent damage may occur on
devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are
recommended to avoid performance degradation or loss of functionality.
ABSOLUTE MAXIMUM RATINGS
With
Respect
Parameter
To
Min
Max
Unit
AVDD1, AVDD2
AVSS
–0.3
+3.9
V
TCVDD
TCVSS
–0.3
+3.9
V
HVDD
HVSS
–0.3
+5.5
V
RGVDD
RGVSS
–0.3
+5.5
V
DVDD
DVSS
–0.3
+3.9
V
DRVDD
DRVSS
–0.3
+3.9
V
RG Output
RGVSS
–0.3
RGVDD + 0.3
V
H1–H4 Output
HVSS
–0.3
HVDD + 0.3
V
Digital Outputs
DVSS
–0.3
DVDD + 0.3
V
Digital Inputs
DVSS
–0.3
DVDD + 0.3
V
SCK, SL, SDATA
DVSS
–0.3
DVDD + 0.3
V
VRT, VRB
AVSS
–0.3
AVDD + 0.3
V
BYP1–BYP3, CCDIN
AVSS
–0.3
AVDD + 0.3
V
Junction Temperature
150
°C
Lead Temperature, 10 sec
350
°C
ORDERING GUIDE
Temperature
Package
Model
Range
Description
Option
AD9891KBC
–20
°C to +85°C
CSPBGA
BC-64
AD9895KBC
–20
°C to +85°C
CSPBGA
BC-64
PACKAGE THERMAL CHARACTERISTICS
Thermal Resistance
JA = 61
°C/W
JC = 29.7
°C/W
TIMING SPECIFICATIONS
Parameter
Symbol
Min
Typ
Max
Unit
MASTER CLOCK, CLI (Figure 7)
CLI Clock Period, AD9891
tCONV
50
ns
CLI High/Low Pulsewidth, AD9891
20
25
ns
CLI Clock Period, AD9895
tCONV
33.3
ns
CLI High/Low Pulsewidth, AD9895
13
16.7
ns
Delay from CLI Rising Edge to Internal Pixel Position 0
tCLIDLY
6ns
AFE CLAMP PULSES
1 (Figure 13)
CLPDM Pulsewidth
410Pixels
CLPOB Pulsewidth
2
220Pixels
AFE SAMPLE LOCATION
1 (Figure 10)
SHP Sample Edge to SHD Sample Edge, AD9891
tS1
20
25
ns
SHP Sample Edge to SHD Sample Edge, AD9895
tS1
13
16.7
ns
DATA OUTPUTS (Figure 12)
Output Delay from DCLK Rising Edge
1
tOD
8ns
Pipeline Delay from SHP/SHD Sampling
9
Cycles
SERIAL INTERFACE (Figures 52 and 53)
Maximum SCK Frequency
fSCLK
10
MHz
SL to SCK Setup Time
tLS
10
ns
SCK to SL Hold Time
tLH
10
ns
SDATA Valid to SCK Rising Edge Setup
tDS
10
ns
SCK Falling Edge to SDATA Valid Hold
tDH
10
ns
SCK Falling Edge to SDATA Valid Read
tDV
10
ns
NOTES
1Parameter is programmable.
2Minimum CLPOB pulsewidth is for functional operation only. Wider typical pulses are recommended to achieve good clamp performance.
(CL = 20 pF, AVDD = DVDD = DRVDD = 3.0 V, fCLI = 20 MHz [AD9891] or 30 MHz [AD9895], unless
otherwise noted.)
WARNING!
ESD SENSITIVE DEVICE
相关PDF资料 |
PDF描述 |
|---|---|
| AD9910BSVZ-REEL | IC DDS 1GSPS 14BIT PAR 100TQFP |
| AD9911BCPZ-REEL7 | IC DDS 500MSPS DAC 10BIT 56LFCSP |
| AD9912ABCPZ | IC DDS 1GSPS DAC 14BIT 64LFCSP |
| AD9913BCPZ-REEL7 | IC DDS 250MSPS 10BIT ADC 32LFCSP |
| AD9923ABBCZ | IC PROCESSOR CCD 12BIT 105CSPBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AD9898 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9898KCP-20 | 制造商:Rochester Electronics LLC 功能描述:10 BIT 20 MSPS ANALOG FRONT END CONVERTE - Bulk 制造商:Analog Devices 功能描述: |
| AD9898KCPRL-20 | 制造商:AD 制造商全称:Analog Devices 功能描述:CCD Signal Processor with Precision Timing⑩ Generator |
| AD9899ARS-2 | 制造商:Analog Devices 功能描述: |
| AD9901 | 制造商:AD 制造商全称:Analog Devices 功能描述:Ultrahigh Speed Phase/Frequency Discriminator |
发布紧急采购，3分钟左右您将得到回复。