- 您现在的位置：买卖IC网 > PDF目录1899 > ADSP-21160MKB-80 (Analog Devices Inc)IC DSP CONTROLLER 32BIT 400 BGA PDF资料下载
参数资料
| 型号： | ADSP-21160MKB-80 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 45/52页 |
| 文件大小： | 0K |
| 描述： | IC DSP CONTROLLER 32BIT 400 BGA |
| 产品培训模块： | SHARC Processor Overview |
| 标准包装： | 1 |
| 系列： | SHARC® |
| 类型： | 浮点 |
| 接口： | 主机接口，连接端口，串行端口 |
| 时钟速率： | 80MHz |
| 非易失内存： | 外部 |
| 芯片上RAM： | 512kB |
| 电压 - 输入/输出： | 3.30V |
| 电压 - 核心： | 2.50V |
| 工作温度： | 0°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 400-BBGA |
| 供应商设备封装： | 400-PBGA（27x27） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页当前第45页第46页第47页第48页第49页第50页第51页第52页
–5–
REV. 0
ADSP-21160M
host processor, other ADSP-21160Ms, memory or I/O
transfers). Programs can be downloaded to the
ADSP-21160M using DMA transfers. Asynchronous
off-chip peripherals can control two DMA channels using
DMA Request/Grant lines (DMAR1–2, DMAG1–2).
Other DMA features include interrupt generation upon
completion of DMA transfers, two-dimensional DMA, and
DMA chaining for automatic linked DMA transfers.
Multiprocessing
The ADSP-21160M offers powerful features tailored to
multiprocessing DSP systems as shown in Figure 4. The
external port and link ports provide integrated glueless mul-
tiprocessing support.
The external port supports a unified address space (see
Figure 2) that allows direct interprocessor accesses of each
ADSP-21160M’s internal memory. Distributed bus arbitra-
tion logic is included on-chip for simple, glueless connection
of systems containing up to six ADSP-21160Ms and a host
processor. Master processor changeover incurs only one
cycle of overhead. Bus arbitration is selectable as either fixed
or rotating priority. Bus lock allows indivisible read-mod-
ify-write sequences for semaphores. A vector interrupt is
provided for interprocessor commands. Maximum
throughput for interprocessor data transfer is 320M bytes/s
over the external port. Broadcast writes allow simultaneous
transmission of data to all ADSP-21160Ms and can be used
to implement reflective semaphores.
Six link ports provide for a second method of multiprocess-
ing communications. Each link port can support
communications to another ADSP-21160M. Using the
links, a large multiprocessor system can be constructed in a
2D or 3D fashion. Systems can use the link ports and cluster
multiprocessing concurrently or independently.
Link Ports
The ADSP-21160M features six 8-bit link ports that
provide additional I/O capabilities. With the capability of
running at 80 MHz rates, each link port can support 80M
bytes/s. Link port I/O is especially useful for point-to-point
interprocessor communication in multiprocessing systems.
The link ports can operate independently and simulta-
neously. Link port data is packed into 48- or 32-bit words,
and can be directly read by the core processor or
DMA-transferred to on-chip memory. Each link port has its
own double-buffered input and output registers.
Clock/acknowledge handshaking controls link port trans-
fers. Transfers are programmable as either transmit
or receive. For data throughput information, see link port
timing details in Table 18 on page 34.
Serial Ports
The ADSP-21160M features two synchronous serial ports
that provide an inexpensive interface to a wide variety of
digital and mixed-signal peripheral devices. The serial ports
can operate up to half the clock rate of the core, providing
each with a maximum data rate of 40M bit/s. Independent
Figure 2. ADSP-21160M Memory Map
[
[
[
[
[) ))))
[
[)))) ))))
,QWHUQDO
0HPRU\
6SDFH
([WHUQDO
0HPRU\
6SDFH
,23 5HJV
/RQJ :RUG
1RUPDO :RUG
6KRUW :RUG
,QWHUQDO
6SDFH
,QWHUQDO
6SDFH
,QWHUQDO
6SDFH
,QWHUQDO
6SDFH
,QWHUQDO
6SDFH
,QWHUQDO
6SDFH
%URDGFDVW
$OO'63V
%DQN
1RQEDQNHG
06
0HPRU\
,'
0HPRU\
,'
0HPRU\
,'
:ULWHWR
,'
0HPRU\
,'
0HPRU\
,'
0XOWLSURFHVVRU
0HPRU\
6SDFH
Figure 3. ADSP-21160M External Data Alignment Options
'$7$±
5'+:5+
5'/:5/
(3520
%,7 3$&.('
%,7 75$16)(5 )25 %,7 (;7(1'(' 35(&,6,21
%,7 75$16)(5 )25 %,7 ,16758&7,21 )(7&+
5(675,&7(' '0$ +267 (3520 '$7$ $/,*10(176
%,7 /21* :25' 6,0' '0$ ,23 5(*,67(5 75$16)(56
%,7 1250$/ :25' (9(1 $''5(66
%,7 1250$/ :25' 2'' $''5(66
%<7(
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-21160NCB-100 | IC DSP CONTROLLER 32BIT 400BGA |
| ADSP-21161NCCA-100 | IC DSP CONTROLLER 32BIT 225MBGA |
| ADSP-21261SKBCZ150 | IC DSP 32BIT 150MHZ 136-CSPBGA |
| ADSP-21368KBPZ-3A | IC DSP 32BIT 400MHZ 256BGA |
| ADSP-21371BSWZ-2B | IC DSP 32BIT 266MHZ 208-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21160MKBZ-80 | 功能描述:IC DSP CONTROLLER 32BIT 400 BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21160N | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCB-100 | 功能描述:IC DSP CONTROLLER 32BIT 400BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21160NCB-TBD | 制造商:AD 制造商全称:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-21160NCBZ-100 | 功能描述:IC DSP CONTROLLER 32BIT 400-PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C，McASP，McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA，FCBGA 供应商设备封装:548-FCBGA（27x27） 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA |
发布紧急采购，3分钟左右您将得到回复。