参数资料
型号: BX805555030P
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 64-BIT, MICROPROCESSOR, BGA771
封装: LGA-771
文件页数: 88/104页
文件大小: 3690K
代理商: BX805555030P
Features
84
Dual-Core Intel Xeon Processor 5000 Series Datasheet
needs to account for a variable number of processors asserting the Stop Grant SBC on
the bus before allowing the processor to be transitioned into one of the lower processor
power states. Refer to the applicable chipset specification for more information.
7.2.1
Normal State
This is the normal operating state for the processor.
7.2.2
HALT or Enhanced Powerdown States
The Enhanced HALT power down state is enabled by default in the Dual-Core Intel Xeon
Processor 5000 series. The Enhanced HALT power down state must remain enabled
via the BIOS. The Enhanced HALT state requires support for dynamic VID transitions in
the platform.
7.2.2.1
HALT Powerdown State
HALT is a low power state entered when all logical processors have executed the HALT
or MWAIT instruction. When one of the logical processors executes the HALT or MWAIT
instruction, that logical processor is halted; however, the other processor continues
normal operation. The processor will transition to the Normal state upon the occurrence
of SMI#, BINIT#, INIT#, LINT[1:0] (NMI, INTR), or an interrupt delivered over the
front side bus. RESET# will cause the processor to immediately initialize itself.
The return from a System Management Interrupt (SMI) handler can be to either
Normal Mode or the HALT Power Down state. Refer to the IA-32 Intel Architecture
Software Developer's Manual, Volume III: System Programming Guide for more
information.
The system can generate a STPCLK# while the processor is in the HALT Power Down
state. When the system deasserts the STPCLK#, the processor will return execution to
the HALT state.
While in HALT Power Down state, the processor will process front side bus snoops and
interrupts.
7.2.2.2
Enhanced HALT Powerdown State
Enhanced HALT state is a low power state entered when all logical processors have
executed the HALT or MWAIT instructions. When one of the logical processors executes
the HALT instruction, that logical processor is halted; however, the other processor
continues normal operation. The Enhanced HALT state is generally a lower power state
than the Stop Grant state.
The processor will automatically transition to a lower core frequency and voltage
operating point before entering the Enhanced HALT state. Note that the processor FSB
frequency is not altered; only the internal core frequency is changed. When entering
the low power state, the processor will first switch to the lower bus ratio and then
transition to the lower VID.
While in the Enhanced HALT state, the processor will process bus snoops.
The processor exits the Enhanced HALT state when a break event occurs. When the
processor exits the Enhanced HALT state, it will first transition the VID to the original
value and then change the bus ratio back to the original value.
相关PDF资料
PDF描述
BX80557E2140 MICROPROCESSOR, PBGA775
BXM80526B600128 64-BIT, 600 MHz, MICROPROCESSOR, PBGA495
BXM80526B700128 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80526B700 64-BIT, 700 MHz, MICROPROCESSOR, CPGA495
BXM80536GC2100F 32-BIT, 2100 MHz, MICROPROCESSOR, CPGA478
相关代理商/技术参数
参数描述
BX805555050A S L96C 制造商:Intel 功能描述:XEON PROCESSOR 5050
BX805555060A S L96A 制造商:Intel 功能描述:MPU Xeon 65nm 3.2GHz 771-Pin FCLGA6
BX805555060P S L96A 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5060 65nm 3.2GHz 771-Pin FCLGA6
BX805565120P S L9RY 制造商:Intel 功能描述:MPU Xeon 制造商:Intel 功能描述:MPU Xeon? Processor 5120 RISC 64-Bit 65nm 1.86GHz 771-Pin LGA Box
BX805565130A S LAGC 制造商:Intel 功能描述:5100 MEMORY CONTROLLER HUB CHIPSET