参数资料
| 型号： | CDB4245 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 35/59页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR CS4245 CODEC |
| 标准包装： | 1 |
| 主要目的： | 音频编解码器 |
| 嵌入式： | 是，FPGA / CPLD |
| 已用 IC / 零件： | CS4245 |
| 主要属性： | 4 个单端模拟和 1 个麦克风输入和 8 个输出，S/PDIF 发射器和接收器 |
| 次要属性： | 图形用户界面 |
| 已供物品： | 板 |
| 产品目录页面： | 754 (CN2011-ZH PDF) |
| 相关产品： | CS4245-DQZR-ND - IC CODEC AUD STER 104DB 48-LQFP 598-1616-ND - IC CODEC AUD STER 104DB 48LQFP 598-1034-ND - IC CODEC AUD STER 104DB 48LQFP |
| 其它名称： | 598-1501 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
CS4245
4.7
4.7.1
4.7.2
4.7.3
4.8
4.9
Output Transient Control
The CS4245 uses Popguard ? technology to minimize the effects of output transients during power-up and
power-down. This technique eliminates the audio transients commonly produced by single-ended, single-
supply converters when it is implemented with external DC-blocking capacitors connected in series with the
audio outputs. To make best use of this feature, it is necessary to understand its operation.
Power-Up
When the device is initially powered-up, the audio outputs AOUTA and AOUTB are clamped to VQ2,
which is initially low. After the PDN bit is released (set to ‘0’), the DAC outputs begin to ramp with VQ2
towards the nominal quiescent voltage. This ramp takes approximately 200 ms to complete. The gradual
voltage ramping allows time for the external DC-blocking capacitors to charge to VQ2, effectively blocking
the quiescent DC voltage. Audio output will begin after approximately 2000 sample periods.
Power-Down
To prevent audio transients at power-down, the DC-blocking capacitors must fully discharge before turn-
ing off the power. In order to do this, either the PDN bit should be set or the device should be reset about
250 ms before removing power. During this time, the voltage on VQ2 and the DAC outputs discharge
gradually to GND. If power is removed before this 250 ms time period has passed, a transient will occur
when the VA supply drops below that of VQ2. There is no minimum time for a power cycle; power may be
re-applied at any time.
Serial Interface Clock Changes
When changing the DAC clock ratio or sample rate, it is recommended that zero data (or near zero data)
be present on SDIN for at least 10 LRCK samples before the change is made. During the clocking change,
the DAC outputs will always be in a zero data state. If non-zero serial audio input is present at the time of
switching, a slight click or pop may be heard as the DAC output automatically goes to its zero data state.
Auxiliary Analog Output
The CS4245 includes an auxiliary analog output through the AUXOUT pins. These pins can be configured
to output the analog input to the ADC as se lected with the input MUX and gained or attenuated with the
PGA, the analog output of the DAC, or alternatively they may be set to high-impedance. See “ Section 6.6.1
“Auxiliary Output Source Select (Bits 6:5)” on page 46 ” for information on configuring the auxiliary analog
output.
The auxiliary analog output can source very little current. As current from the AUXOUT pins increases, dis-
tortion will increase. For this reason, a high input impedance buffer must be used on the AUXOUT pins to
achieve full performance. Refer to the table in “Auxiliary Output Analog Characteristics” on page 17 for ac-
ceptable loading conditions.
De-Emphasis Filter
The CS4245 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re-
sponse is shown in Figure 15 . The frequency response of the de-emphasis curve scales proportionally with
changes in sample rate, Fs. Please see Section 6.3.4 “De-Emphasis Control (Bit 1)” on page 44 for de-em-
phasis control.
The de-emphasis feature is included to accommodate audio recordings that utilize 50/15 ? s pre-emphasis
equalization as a means of noise reduction.
DS656F3
35
相关PDF资料 |
PDF描述 |
|---|---|
| CDB42L55 | BOARD EVAL FOR CS42L55 CODEC |
| CDB44L11 | EVALUATION BOARD FOR CS44L11 |
| CDB48500-USB | KIT USB EVALUATION FOR CDB48500 |
| CDB5378 | EVALUATION BOARD FOR CS5378 |
| CDB5460AU | EVALUATION BOARD FOR CS5460A |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB42518 | 功能描述:音频 IC 开发工具 Eval Bd RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB42528 | 功能描述:音频 IC 开发工具 Eval Bd RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB4265 | 功能描述:音频 IC 开发工具 Eval Bd 192kHz CODEC w/PGA & Input Mux RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB4270 | 功能描述:音频 IC 开发工具 Eval Bd 105dB 192kHz CODEC RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB4271 | 功能描述:音频 IC 开发工具 Eval Bd CS4271 RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
发布紧急采购，3分钟左右您将得到回复。