参数资料
型号: CORE10/100-AR
厂商: Microsemi SoC
文件页数: 30/106页
文件大小: 0K
描述: IP CORE10/100 UNLIMITED RTL
标准包装: 1
系列: *
Software Interface
Bits 31:24
Bits 23:16
Bits 15:8
Bits 7:0
Table 4-9 · Receive Descriptor List Base Address Register (CSR3)
RLA(31..24)
RLA(23..16)
RLA(15..8)
RLA(7..0)
Table 4-10 · Receive Descriptor List Base Address Register Bit Functions
Core10100 v4.0
Bit
CSR3.(31..0)
Symbol
RLA
Function
Start of the receive list address
Contains the address of the first descriptor in a receive descriptor list. This address must be
longword-aligned (RLA(1..0) = 00).
Table 4-11 · Transmit Descriptor List Base Address Register (CSR4)
Bits 31:24
Bits 23:16
Bits 15:8
Bits 7:0
TLA(31..24)
TLA(23..16)
TLA(15..8)
TLA(7..0)
Table 4-12 · Transmit Descriptor List Base Address Register Bit Functions
Bit
CSR4.(31..0)
Symbol
TLA
Function
Start of the transmit list address
Contains the address of the first descriptor in a transmit descriptor list. This address must
be longword-aligned (TLA(1..0) = 00).
Table 4-13 · Status Register (CSR5)
Bits 31:24
Bits 23:16
TS
RS
NIS
Bits 15:8
AIS
ERI
GTE
ETI
RPS
Bits 7:0
RU
RI
UNF
TU
TPS
TI
30
Note:
The CSR5 register has unimplemented bits (shaded). If these bits are read, they will return a predefined value. Writing
to these bits has no effect.
v4.0
相关PDF资料
PDF描述
CORE1553BBC-AR IP MODULE CORE1553 BUS CTLR
CORE1553BRT-AR IP MODULE CORE1553 REMOTE TERM
CORE8051-AR IP MODULE CORE8051
COREFFT-RM IP MODULE COREFFT
COREFIR-RM IP MODULE COREFIR
相关代理商/技术参数
参数描述
CORE10GMAC-OM 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE10GMAC-OMFL 功能描述:HW/SW/OTHER 制造商:microsemi corporation 系列:* 零件状态:在售 标准包装:1
CORE12X4 制造商:Bogen Communications 功能描述:12 X 4 MATRIX CONTROLLER
CORE1553BBC-AN 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384
CORE1553BBC-AR 功能描述:IP MODULE CORE1553 BUS CTLR RoHS:否 类别:编程器,开发系统 >> 软件 系列:* 标准包装:1 系列:ISE® 设计套件 类型:订阅 适用于相关产品:Xilinx FPGAs 其它名称:Q4986209T1081384