参数资料
| 型号： | CS61584A-IQ3Z |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 13/47页 |
| 文件大小： | 0K |
| 描述： | IC LINE INTERFACE T1/E1 64LQFP |
| 标准包装： | 160 |
| 接口： | 并行/串行 |
| 电源电压： | 3.3V，5V |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 其它名称： | 598-1713 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
CS61584A
20
DS261PP5
6. REFERENCE CLOCK
The CS61584A requires a reference clock with a
minimum accuracy of ±100 ppm for T1 and E1 ap-
plications. This clock can be either a 1X clock (i.e.,
1.544 MHz or 2.048 MHz), or can be a 8X clock
(i.e., 12.352 MHz or 16.384 MHz) as selected by
the 1XCLK pin. This clock may be supplied from
internal system timing or a CMOS crystal oscillator
and input to the REFCLK pin. An 8X quartz crystal
may be connected across the REFCLK and XTA-
LOUT pins and the 1XCLK pin set low. The quartz
crystal and CMOS crystal oscillator specifications
and are presented in the Applications section.
In systems with a jittered transmit clock, the refer-
ence clock should not be tied to the transmit clock
and a separate external quartz crystal or crystal os-
cillator should drive the reference clock input. Any
jitter present on the reference clock will not be fil-
tered by the jitter attenuator.
7. POWER-UP RESET
On power-up, the device is held in a static state un-
til the power supply achieves approximately 60%
of the power supply voltage. When this threshold is
crossed, the device waits another 10 ms to allow the
power supply to reach operating voltage and then
calibrates the transmit and receive circuitry. This
initial calibration takes less than 20 ms but can oc-
cur only if REFCLK and TCLK are present.
Power-up reset initializes the control logic and reg-
ister set and performs the same functions as the RE-
SET pin. During Host mode operation, a reset event
is indicated by the Latched-Reset bit in the Status
register.
8. LINE CONTROL AND MONITORING
Line control and monitoring of the CS61584A may
be implemented in either Hardware or Host mode.
Hardware mode is selected when the MODE pin is
set low and allows the device to be configured and
monitored using control pins. Host mode is select-
ed when the MODE pin is set high and allows the
device to be configured and monitored using an in-
ternal register set.
The following controls and indications are avail-
able in Hardware mode: line length selection, re-
ceive clock edge, jitter attenuator location, loss of
signal, transmit all ones, local loopback, remote
loopback, and power down. Host mode operation
offers several additional control options (refer to
the Host Mode section).
Note:
Please refer to the Loop Selection Equations in
the Applications section.
8.1
Line Code Encoder/Decoder
Hardware mode supports only transparent opera-
tion to permit the line code to be encoded and de-
coded by an external T1/E1 framing device.
Recovered data is output on the RNEG and RPOS
pins in NRZ format and transmitted data is input on
the TNEG and TPOS pins.
Host mode supports transparent, AMI, B8ZS, or
HDB3 line encoding and decoding for applications
not using an external T1/E1 framer (i.e. multiplex-
ers). The CODER, AMI-T, and AMI-R bits in the
Control A registers select the coder mode for a giv-
en channel. The selection of the transmit encoder is
independent from the selection of the receive de-
coder. When CODER = 1, the transmit data is input
to the encoder on TDATA and the receive data is
output from the decoder on RDATA in NRZ for-
mat.
8.2
Alarm Indication Signal
During Host mode operation, the alarm indication
signal (AIS) is detected by the receiver and report-
ed using the AIS and Latched-AIS bits in the Status
registers. The receiver detects the AIS condition on
observation of 99.9% ones density in a 5.3 ms peri-
od (< 9 zeros in 8192 bits). If CODER = 1 in the
Control A registers, the TNEG pin becomes the
AIS output pin that is set high on detection of AIS.
The AIS condition is exited when
≥ 9 zeros are de-
tected in 8192 bits.
CS61584A
20
DS261F1
相关PDF资料 |
PDF描述 |
|---|---|
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
| CS8191XNF16 | IC DRVR AIRCORE TACH/SPEED 16DIP |
| CS82C5296 | IC UART/BRG 5V 16MHZ 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS61584A-IQ3ZR | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5 | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5Z | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5ZR | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584-IL3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Line Interface |
发布紧急采购，3分钟左右您将得到回复。