参数资料
| 型号： | CS61584A-IQ3Z |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 29/47页 |
| 文件大小： | 0K |
| 描述： | IC LINE INTERFACE T1/E1 64LQFP |
| 标准包装： | 160 |
| 接口： | 并行/串行 |
| 电源电压： | 3.3V，5V |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-LQFP（10x10） |
| 包装： | 托盘 |
| 安装类型： | 表面贴装 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 其它名称： | 598-1713 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页当前第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页
CS61584A
DS261PP5
35
DS261PP5
10.10 Pause-DR State
The pause state allows the test controller to tempo-
rarily halt the shifting of data through the test data
register in the serial path between J-TDI and J-
TDO. For example, this state could be used to al-
low the tester to reload its pin memory from disk
during application of a long test sequence. The test
data register selected by the current instruction re-
tains its previous value and the instruction does not
change during this state. The controller remains in
this state as long as J-TMS is low. When J-TMS
goes high and a rising edge is applied to J-TCK, the
controller moves to the Exit2-DR state.
10.11 Exit2-DR State
This is a temporary state. While in this state, if J-
TMS is held high, a rising edge applied to J-TCK
causes the controller to enter the Update-DR state,
which terminates the scanning process. If J-TMS is
held low and a rising edge is applied to J-TCK, the
controller enters the Shift-DR state. The test data
register selected by the current instruction retains
its previous value and the instruction does not
change during this state.
10.12 Update-DR State
The Boundary Scan Register is provided with a
latched parallel output to prevent changes while
data is shifted in response to the EXTEST and
SAMPLE/PRELOAD instructions. When the TAP
controller is in this state and the Boundary Scan
Register is selected, data is latched into the parallel
output of this register from the shift-register path
on the falling edge of J-TCK. The data held at the
latched parallel output changes only in this state.
All shift-register stages in the test data register se-
lected by the current instruction retain their previ-
ous value and the instruction does not change
during this state.
10.13 Select-IR-Scan State
This is a temporary controller state. The test data
register selected by the current instruction retains
its previous state. If J-TMS is held low and a rising
edge is applied to J-TCK when in this state, the
controller moves into the Capture-IR state, and a
scan sequence for the instruction register is initiat-
ed. If J-TMS is held high and a rising edge is ap-
plied to J-TCK, the controller moves to the Test-
Logic-Reset state. The instruction does not change
during this state.
10.14 Capture-IR State
In this controller state, the shift register contained
in the instruction register loads a fixed value of
"01" on the rising edge of J-TCK. This supports
fault-isolation of the board-level serial test data
path. Data registers selected by the current instruc-
tion retain their value and the instruction does not
change during this state. When the controller is in
this state and a rising edge is applied to J-TCK, the
controller enters the Exit1-IR state if J-TMS is held
high, or the Shift-IR state if J-TMS is held low.
10.15 Shift-IR State
In this state, the shift register contained in the in-
struction register is connected between J-TDI and
J-TDO and shifts data one stage towards its serial
output on each rising edge of J-TCK. The test data
register selected by the current instruction retains
its previous value and the instruction does not
change during this state. When the controller is in
this state and a rising edge is applied to J-TCK, the
controller enters the Exit1-IR state if J-TMS is held
high, or remains in the Shift-IR state if J-TMS is
held low.
CS61584A
DS261F1
35
相关PDF资料 |
PDF描述 |
|---|---|
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
| CS8191XNF16 | IC DRVR AIRCORE TACH/SPEED 16DIP |
| CS82C5296 | IC UART/BRG 5V 16MHZ 28-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS61584A-IQ3ZR | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5 | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5Z | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dual T1/ E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584A-IQ5ZR | 功能描述:网络控制器与处理器 IC IC 3.3V/5V Dul T1/E1 Line Intrfc Unit RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| CS61584-IL3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Line Interface |
发布紧急采购，3分钟左右您将得到回复。