- 您现在的位置：买卖IC网 > PDF目录170654 > DAC5687IPZPG4 (TEXAS INSTRUMENTS INC) PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQFP100 PDF资料下载
参数资料
| 型号： | DAC5687IPZPG4 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | DAC |
| 英文描述： | PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQFP100 |
| 封装： | GREEN, PLASTIC, HTQFP-100 |
| 文件页数： | 71/79页 |
| 文件大小： | 2490K |
| 代理商： | DAC5687IPZPG4 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页当前第71页第72页第73页第74页第75页第76页第77页第78页第79页
www.ti.com
SLWS164E – FEBRUARY 2005 – REVISED SEPTEMBER 2006
Changes from Revision B (June 2005) to Revision C .................................................................................................... Page
First sentence: Changed "The lower limit" to "upper limit". 3rd sentence: "upper limit" to "lower limit". Last sentence:
"Exceeding the upper limit" to "Exceeding the limits". ........................................................................................................... 6
Noise Floor Test Conditions: Swapped "CLK1 = 122.88 MHz" and "CLK2 = 491.52 MHz" for all four lines........................ 9
Input data rate, External or dual-clock modes, minimum changed to 0 Hz........................................................................... 9
Input data rate, PLL clock mode, minimum changed to 2.5 MHz.......................................................................................... 9
VCO maximum frequency test condition, "pll_kv = 0" changed to "pll_kv = 1" and vice versa........................................... 10
VCO minimum frequency test condition, "pll_kv = 0" changed to "pll_kv = 1" and vice versa............................................ 10
Figure 26 – "16702A Pattern Generator Card" changed to "16720A Pattern Generator Card" .......................................... 18
Figure 27 – "16702A Pattern Generator Card" changed to "16720A Pattern Generator Card" .......................................... 19
Figure 45: changed "CLK2" to "CLK1"................................................................................................................................. 42
Second paragraph of Analog Current Outputs reworded .................................................................................................... 52
Table 15: "pll_kv = 0" changed to "pll_kv = 1" and vice versa ............................................................................................ 57
Figure 72 caption – changed "X4 and X4L" to "X8" ............................................................................................................ 61
Figure 81 – removed one stage of interpolation from DAC block diagram ......................................................................... 70
Changes from Revision A (April 2005) to Revision B .................................................................................................... Page
Added thermal pad dimensions ............................................................................................................................................. 1
Reversed "External Clock Mode" and "PLL Clock Mode" in noise floor test......................................................................... 9
Changed PLLLOCK Output Signal for PLLVDD = 0 to "Normal Operation" in Table 5 ...................................................... 31
Reversed t
s(DATA) and th(DATA) in Figure 43............................................................................................................................ 41
Reversed t
s(DATA) and th(DATA) in Figure 44............................................................................................................................ 41
Reversed t
s(DATA) and th(DATA) in Figure 45............................................................................................................................ 42
Copyright 2005–2006, Texas Instruments Incorporated
73
Product Folder Link(s): DAC5687
相关PDF资料 |
PDF描述 |
|---|---|
| DAC5688IRGCTG4 | PARALLEL, WORD INPUT LOADING, 0.0104 us SETTLING TIME, 16-BIT DAC, PQCC64 |
| DAC702LH | PARALLEL, WORD INPUT LOADING, 4 us SETTLING TIME, 16-BIT DAC, CDIP24 |
| DAC7545KUG4 | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDSO20 |
| DAC7545JP | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20 |
| DAC7545KP | PARALLEL, WORD INPUT LOADING, 2 us SETTLING TIME, 12-BIT DAC, PDIP20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DAC5687IPZPR | 功能描述:数模转换器- DAC 16-bit 500 MSPS 2-8x Interpolat’g Dual-Ch RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC5687IPZPRG4 | 功能描述:数模转换器- DAC 16-bit 500 MSPS 2-8x Interpolat’g Dual-Ch RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC5687MPZPEP | 功能描述:数模转换器- DAC 16B 500Msps 2X-8X Interp 2-Channel DAC RoHS:否 制造商:Texas Instruments 转换器数量:1 DAC 输出端数量:1 转换速率:2 MSPs 分辨率:16 bit 接口类型:QSPI, SPI, Serial (3-Wire, Microwire) 稳定时间:1 us 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-14 封装:Tube |
| DAC5688 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL-CHANNEL, 16-BIT, 800 MSPS, 2x-8x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC) |
| DAC5688_10 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL-CHANNEL, 16-BIT, 800 MSPS, 2x-8x INTERPOLATING DIGITAL-TO-ANALOG CONVERTER (DAC) |
发布紧急采购，3分钟左右您将得到回复。