- 您现在的位置：买卖IC网 > Datasheet目录320 > DK-DEV-5AGXB3N/ES (Altera)ARRIA V DEVELOPMENT KIT Datasheet资料下载
参数资料
| 型号： | DK-DEV-5AGXB3N/ES |
| 厂商： | Altera |
| 文件页数： | 3/39页 |
| 文件大小： | 0K |
| 描述： | ARRIA V DEVELOPMENT KIT |
| 标准包装： | 1 |
| 系列： | Arria V GX |
| 类型： | FPGA |
| 适用于相关产品： | Arria? V GX |
| 所含物品： | 板，线缆，文档，电源 |
| 其它名称： | 544-2743 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
AV-51001
2013.12.26
Feature
Summary of Arria V Features
Description
3
Variable-precision ? Native support for up to four signal processing precision
DSP
levels:
? Three 9 x 9, two 18 x 18, or one 27 x 27 multiplier
in the same variable-precision DSP block
? One 36 x 36 multiplier using two variable-precision
DSP blocks (Arria V GZ devices only)
? 64-bit accumulator and cascade for systolic finite
impulse responses (FIRs)
? Embedded internal coefficient memory
? Preadder/subtractor for improved efficiency
Memory controller DDR3 and DDR2
(Arria V GX, GT,
SX, and ST only)
Embedded Hard IP blocks
Embedded
transceiver I/O
? Custom implementation:
? Arria V GX and SX devices — up to 6.5536 Gbps
? Arria V GT and ST devices — up to 10.3125 Gbps
? Arria V GZ devices — up to 12.5 Gbps
? PCI Express ? (PCIe ? ) Gen2 (x1, x2, or x4) and Gen1
(x1, x2, x4, or x8) hard IP with multifunction support,
endpoint, and root port
? PCIe Gen3 (x1, x2, x4, or x8) support (Arria V GZ only)
? Gbps Ethernet (GbE) and XAUI physical coding
sublayer (PCS)
? Common Public Radio Interface (CPRI) PCS
? Gigabit-capable passive optical network (GPON) PCS
? 10-Gbps Ethernet (10GbE) PCS (Arria V GZ only)
? Serial RapidIO ? (SRIO) PCS
? Interlaken PCS (Arria V GZ only)
Clock networks
Phase-locked loops (PLLs)
Arria V Device Overview
Send Feedback
? Up to 650 MHz global clock network
? Global, quadrant, and peripheral clock networks
? Clock networks that are not used can be powered down to reduce dynamic
power
? High-resolution fractional PLLs
? Precision clock synthesis, clock delay compensation, and zero delay buffering
(ZDB)
? Integer mode and fractional mode
? LC oscillator ATX transmitter PLLs (Arria V GZ only)
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| DK-DEV-5M570ZN | KIT DEV MAX V 5M570Z |
| DK-DEV-5SGXEA7N | KIT DEV STRATIX V FPGA 5SGXEA7 |
| DK-DSP-2S180N | DSP PRO KIT W/SII EP2S180N |
| DK-DSP-3C120N | KIT DEV DSP CYCLONE III EDITION |
| DK-K7-CONN-CES-G | KINTEX-7 FPGA CONNECTIVITY KIT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DK-DEV-5ASTD5N | 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1 |
| DK-DEV-5CEA7N | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F31C7N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-5CEA7N/P | 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional |
| DK-DEV-5CEA7NES | 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F3 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| DK-DEV-5CEA7NESP | 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT CYCLONE V E |
发布紧急采购，3分钟左右您将得到回复。