参数资料
型号: DK-DEV-5AGXB3N/ES
厂商: Altera
文件页数: 37/39页
文件大小: 0K
描述: ARRIA V DEVELOPMENT KIT
标准包装: 1
系列: Arria V GX
类型: FPGA
适用于相关产品: Arria? V GX
所含物品: 板,线缆,文档,电源
其它名称: 544-2743
AV-51001
2013.12.26
Document Revision History
Document Revision History
37
Date
December 2013
August 2013
June 2013
Arria V Device Overview
Send Feedback
Version
2013.12.26
2013.08.19
2013.06.03
Changes
? 10-Gbps Ethernet (10GbE) PCS and Interlaken PCS are for Arria V GZ
only.
? Removed "Preliminary" texts from Ordering Code figures, Maximum
Resources, Package Plan and I/O Vertical Migration tables.
? Added link to Altera Product Selector for each device variant.
? Added leaded package options.
? Removed the note "The number of PLLs includes general-purpose
fractional PLLs and transceiver fractional PLLs." for all PLLs in the
Maximum Resource Counts table.
? Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST
D3 and D5 F896 package from 170 to 250.
? Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST
D3 and D5 F1152 package from 350 to 385.
? Corrected FPGA GPIO for Arria V SX B3 and B5 as well as Arria V ST
D3 and D5 F1517 package from 528 to 540.
? Corrected LVDS Transmitter for Arria V SX B3 and B5 as well as Arria V
ST D3 and D5 devices from 121 to 120.
? Added links to Altera's External Memory Spec Estimator tool to the
topics listing the external memory interface performance.
? Added x2 for PCIe Gen3, Gen 2, and Gen 1.
? Removed the note about the PCIe hard IP on the right side of the device
in the F896 package of the Arria V GX variant. These devices do not
have PCIe hard IP on the right side.
? Added transceiver speed grade 6 to the available options of the Arria V
SX variant.
? Corrected the maximum LVDS transmitter channel counts for the
Arria V GX A1 and A3 devices from 68 to 67.
? Corrected the maximum FPGA GPIO count for Arria V ST D5 devices
from 540 to 528.
? Removed statements about contacting Altera for SFF-8431 compliance
requirements. Refer to the Transceiver Architecture in Arria V Devices
chapter for the requirements.
Altera Corporation
相关PDF资料
PDF描述
DK-DEV-5M570ZN KIT DEV MAX V 5M570Z
DK-DEV-5SGXEA7N KIT DEV STRATIX V FPGA 5SGXEA7
DK-DSP-2S180N DSP PRO KIT W/SII EP2S180N
DK-DSP-3C120N KIT DEV DSP CYCLONE III EDITION
DK-K7-CONN-CES-G KINTEX-7 FPGA CONNECTIVITY KIT
相关代理商/技术参数
参数描述
DK-DEV-5ASTD5N 功能描述:KIT DEV ARRIA V FPGA 制造商:altera 系列:Arria V ST 零件状态:在售 类型:FPGA 配套使用产品/相关产品:Arria? V ST 内容:板 标准包装:1
DK-DEV-5CEA7N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F31C7N RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5CEA7N/P 制造商:Altera Corporation 功能描述:Cyclone VE Devkit Promotional 制造商:Altera 功能描述:Cyclone VE Devkit Promotional
DK-DEV-5CEA7NES 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For 5CEFA7F3 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-5CEA7NESP 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT CYCLONE V E