- 您现在的位置：买卖IC网 > PDF目录1914 > DS2152L+ (Maxim Integrated Products)IC TXRX T1 1CHIP ENHNCD 100-LQFP PDF资料下载
参数资料
| 型号： | DS2152L+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/97页 |
| 文件大小： | 0K |
| 描述： | IC TXRX T1 1CHIP ENHNCD 100-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 功能： | 单芯片收发器 |
| 接口： | T1 |
| 电路数： | 1 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 电流 - 电源： | 75mA |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 管件 |
| 包括： | DSX-1 和 CSU 线路补偿发生器，HDLC 控制器，带内回路代码发生器和检测器 |
| 产品目录页面： | 1429 (CN2011-ZH PDF) |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页
DS2152
12 of 97
PIN
NAME
FUNCTION
transmitted out onto the T1 line. Can be internally connected to TPOSO by tying the
LIUC pin high. TPOSI and TNEGI can be tied together in NRZ applications.
39
TNEGI
Transmit Negative Data Input. Sampled on the falling edge of TCLKI for data to be
transmitted out onto the T1 line. Can be internally connected to TNEGO by tying the
LIUC pin high. TPOSI and TNEGI can be tied together in NRZ applications.
40
TCLKI
Transmit Clock Input. Line interface transmit clock. Can be internally connected to
TCLKO by tying the LIUC pin high.
2.2 Receive Side Digital Pins
PIN
NAME
FUNCTION
78
RLINK
Receive Link Data. Updated with either FDL data (ESF) or Fs bits (D4) or Z bits
(ZBTSI) one RCLK before the start of a frame. See Section 16 for details.
79
RLCLK
Receive Link Clock. A 4kHz or 2 kHz (ZBTSI) clock for the RLINK output.
82
RCLK
Receive Clock. 1.544MHz clock that is used to clock data through the receive side
framer.
92
RCHCLK
Receive Channel Clock. A 192kHz clock that pulses high during the LSB of each
channel. Synchronous with RCLK when the receive side elastic store is disabled.
Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for
parallel to serial conversion of channel data.
1
RCHBLK
Receive Channel Block. A user-programmable output that can be forced high or low
during any of the 24 T1 channels. Synchronous with RCLK when the receive side elastic
store is disabled. Synchronous with RSYSCLK when the receive side elastic store is
enabled. Useful for blocking clocks to a serial UART or LAPD controller in applications
where not all T1 channels are used, such as Fractional T1, 384kbps service, 768kbps, or
ISDN-PRI. Also useful for locating individual channels in drop-and-insert applications,
for external per-channel loopback, and for per-channel conditioning. See Section 10 for
details.
95
RSER
Receive Serial Data. Received NRZ serial data. Updated on rising edges of RCLK
when the receive side elastic store is disabled. Updated on the rising edges of
RSYSCLK when the receive side elastic store is enabled.
98
RSYNC
Receive Sync. An extracted pulse, one RCLK wide, is output at this pin, which
identifies either frame (RCR2.4 = 0) or multiframe (RCR2.4 = 1) boundaries. If set to
output frame boundaries then via RCR2.5, RSYNC can also be set to output double-
wide pulses on signaling frames. If the receive side elastic store is enabled via CCR1.2,
then this pin can be enabled to be an input via RCR2.3 at which a frame or multiframe
boundary pulse is applied. See Section 16 for details.
97
RFSYNC
Receive Frame Sync. An extracted 8kHz pulse 1 RCLK wide is output at this pin that
identifies frame boundaries.
96
RMSYNC
Receive Multiframe Sync. Only used when the receive side elastic store is enabled. An
extracted pulse, 1 RSYSCLK wide, is output at this pin, which identifies multiframe
boundaries. If the receive side elastic store is disabled, then this output will output
multiframe boundaries associated with RCLK.
85
RDATA
Receive Data. Updated on the rising edge of RCLK with the data out of the receive side
framer.
100
RSYSCLK
Receive System Clock. 1.544MHz or 2.048MHz clock. Only used when the elastic
store function is enabled. Should be tied low in applications that do not use the elastic
store. Can be burst at rates up to 8.192MHz.
94
RSIG
Receive Signaling Output. Outputs signaling bits in a PCM format. Updated on rising
edges of RCLK when the receive side elastic store is disabled. Updated on the rising
edges of RSYSCLK when the receive side elastic store is enabled.
相关PDF资料 |
PDF描述 |
|---|---|
| DS2153Q-A7+T&R | IC TXRX E1 1-CHIP 5V 44-PLCC |
| DS2154LNA2+ | IC TXRX E1 5V 100-LQFP |
| DS2154L | IC TXRX E1 1CHIP 5V ENH 100-LQFP |
| DS2155LN | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2156LN+ | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2152L+ | 功能描述:网络控制器与处理器 IC Enhanced T1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2152L-ES | 制造商:DALL 功能描述: |
| DS2152LN | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2152LN+ | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2153DK | 功能描述:KIT DESIGN TXRX E1 DS2153 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
发布紧急采购，3分钟左右您将得到回复。