参数资料
型号: DS21Q59DK
厂商: Maxim Integrated Products
文件页数: 36/76页
文件大小: 0K
描述: KIT DESIGN FOR DS21Q59
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 1
主要目的: 电信,调帧器和线路接口装置(LIU)
已用 IC / 零件: DS21Q59
DS21Q59 Quad E1 Transceiver
41 of 76
15.
TRANSMIT CLOCK SOURCE
Depending on the DS21Q59’s operating mode, the transmit clock can be derived from different sources. In a basic
configuration, where the IBO function is disabled, the transmit clock is normally sourced from the TCLK pin. In this
mode, a 2.048MHz clock with ±50ppm accuracy is applied to the TCLK pin. If the signal at TCLK is lost, the
DS21Q59 automatically switches to either the system reference clock present on the REFCLK pin or to the
recovered clock off the same port, depending on which source the host assigned as the backup clock. At the same
time the host can be notified of the loss-of-transmit clock through an interrupt. The host can at any time force a
switchover to one of the two backup clock sources regardless of the state of the TCLK pin.
When the IBO function is enabled, the transmit clock must be synchronous to the system clock since slips are not
allowed in the transmit direction. In this mode, the TCLK pin is ignored, and a transmit clock is automatically
provided by the IBO circuit by dividing the clock present on the SYSCLK pin by 2, 4, or 8. In this configuration, if the
signal present on the SYSCLK pin is lost, the DS21Q59 automatically switches to either the system reference clock
or to the recovered clock off the same port, depending on which source the host assigned as the backup clock. The
host can at any time force a switchover to one of the two backup clock sources regardless of the state of the
SYSCLK pin.
16.
IDLE CODE INSERTION
The transmit idle registers (TIR1/2/3/4) determine which of the 32 E1 channels should be overwritten with the code
placed in the transmit idle definition register (TIDR). This allows the same 8-bit code to be placed into any of the 32
E1 channels. Each of the bit positions in the transmit idle registers represents a DS0 channel in the outgoing frame.
When these bits are set to 1, the corresponding channel transmits the idle code contained in the TIDR.
Register Name:
TIR1, TIR2, TIR3, TIR4
Register Description:
Transmit Idle Registers
Register Address:
24 Hex, 25 Hex, 26 Hex, 27 Hex
Bit #
7
6
5
4
3
2
1
0
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
Name
CH32
CH31
CH30
CH29
CH26
CH25
NAME
BIT
CH1 to CH32
TIR1.0 to 4.7
Transmit Idle Code-Insertion Control Bits
0 = do not insert the idle code in the TIDR into this channel
1 = insert the idle code in the TIDR into this channel
Register Name:
TIDR
Register Description:
Transmit Idle Definition Register
Register Address:
23 Hex
Bit #
7
6
5
4
3
2
1
0
Name
TIDR7
TIDR6
TIDR5
TIDR4
TIDR3
TIDR2
TIDR1
TIDR0
NAME
BIT
FUNCTION
TIDR7
7
MSB of the Idle Code (This bit is transmitted first.)
TIDR6
6
TIDR5
5
TIDR4
4
TIDR3
3
TIDR2
2
TIDR1
1
TIDR0
0
LSB of the Idle Code (This bit is transmitted last.)
相关PDF资料
PDF描述
RCM28DCTH CONN EDGECARD 56POS DIP .156 SLD
EET-ED2D152EA CAP ALUM 1500UF 200V 20% SNAP
RCM28DCTD CONN EDGECARD 56POS DIP .156 SLD
PLE0G681MDO1 CAP ALUM 680UF 4V 20% RADIAL
PLE0E561MCO1 CAP ALUM 560UF 2.5V 20% RADIAL
相关代理商/技术参数
参数描述
DS21Q59L 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59L+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59LN 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21Q59LN+ 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS21S07A 制造商:Maxim Integrated Products 功能描述: