DS21Q59 Quad E1 Transceiver
54 of 76
23.
INTERLEAVED PCM BUS OPERATION
In many architectures, the PCM outputs of individual framers are combined into higher-speed PCM buses to
simplify transport across the system backplane. The DS21Q59 can be configured to allow PCM data buses to be
multiplexed into higher-speed data buses, eliminating external hardware and saving board space and cost. The
DS21Q59 uses a channel interleave method. See Figure 24-4 and Figure 24-7 for details of the channel interleave.
The interleaved PCM bus option supports three bus speeds. The 4.096MHz bus speed allows two PCM data
streams to share a common bus. The 8.192MHz bus speed allows four PCM data streams to share a common bus.
The 16.384MHz bus speed allows eight PCM data streams to share a common bus. See Figure 23-1 for an
example of four transceivers sharing a common 8.192MHz PCM bus. The receive elastic stores of each transceiver
must be enabled. Through the IBO register the user can configure each transceiver for a specific bus speed and
position. For all IBO bus configurations each transceiver is assigned an exclusive position in the high-speed PCM
bus. When the device is configured for IBO operation, the TSYNCx pin should be configured as an output or as an
input connected to ground. The user cannot supply a TSYNCx signal in this mode. When IBO operation is enabled,
TSYNCx will be internally tied to RSYNCx. If TSYNCx is configured as an input, the physical pin will be
disconnected from the internal TSYNCx signal and should therefore be connected to ground to keep it from
floating.
Register Name:
IBO
Register Description:
Interleave Bus Operation Register
Register Address:
1C Hex
Bit #
7
6
5
4
3
2
1
0
Name
—
IBOTCS
SCS1
SCS0
IBOEN
DA2
DA1
DA0
NAME
BIT
FUNCTION
—
7
Not Assigned. Should be set to 0.
IBOTCS
6
IBO Transmit Clock Source
0 = TCLK pin is the source of transmit clock
1 = Transmit clock is internally derived from the clock at the SYSCLK pin
SCS1
5
System Clock Select Bit 1 (Table 23-A)
SCS0
4
System Clock Select Bit 0 (Table 23-A)
IBOEN
3
Interleave Bus Operation Enable
0 = IBO disabled
1 = IBO enabled
DA2
2
Device Assignment Bit 3 (Table 23-B)
DA1
1
Device Assignment Bit 2 (Table 23-B)
DA0
0
Device Assignment Bit 1(Table 23-B)
Table 23-A. IBO System Clock Select
SCS1
SCS0
FUNCTION
0
2.048MHz, single device on bus
0
1
4.096MHz, two devices on bus
1
0
8.192MHz, four devices on bus
1
16.384MHz, eight devices on bus
Table 23-B. IBO Device Assignment
DA2
DA1
DA0
FUNCTION
0
1st device on bus
0
1
2nd device on bus
0
1
0
3rd device on bus
0
1
4th device on bus
1
0
5th device on bus
1
0
1
6th device on bus
1
0
7th device on bus
1
8th device on bus