- 您现在的位置：买卖IC网 > PDF目录16264 > DS21Q59DK (Maxim Integrated Products)KIT DESIGN FOR DS21Q59 PDF资料下载
参数资料
| 型号： | DS21Q59DK |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 38/76页 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN FOR DS21Q59 |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电信，调帧器和线路接口装置（LIU） |
| 已用 IC / 零件： | DS21Q59 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
DS21Q59 Quad E1 Transceiver
43 of 76
19.
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
On the receiver, the RAF and RNAF registers always report the data as it is received in the additional (Sa) and
international (Si) bit locations. The RAF and RNAF registers are updated with the setting of the receive align frame
bit in status register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the RAF and RNAF registers.
It has 250
ms to retrieve the data before it is lost.
On the transmitter, data is sampled from the TAF and TNAF registers with the setting of the transmit align frame bit
in status register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the TAF and TNAF registers. It
has 250
ms to update the data or else the old data is retransmitted. Data in the Si bit position is overwritten if either
the framer is programmed (1) to source the Si bits from the TSER pin, (2) in the CRC4 mode, or if the framer (3)
has automatic E-bit insertion enabled. Data in the Sa bit position is overwritten if any of the TCR.3–TCR.7 bits are
set to 1. Please see the TCR register descriptions for more details.
Register Name:
RAF
Register Description:
Receive Align Frame Register
Register Address:
28 Hex
Bit #
7
6
5
4
3
2
1
0
Name
Si
0
1
0
1
NAME
BIT
FUNCTION
Si
7
International Bit
0
6
Frame Alignment Signal Bit
0
5
Frame Alignment Signal Bit
1
4
Frame Alignment Signal Bit
1
3
Frame Alignment Signal Bit
0
2
Frame Alignment Signal Bit
1
Frame Alignment Signal Bit
1
0
Frame Alignment Signal Bit
Register Name:
RNAF
Register Description:
Receive Nonalign Frame Register
Register Address:
29 Hex
Bit #
7
6
5
4
3
2
1
0
Name
Si
1
A
Sa4
Sa5
Sa6
Sa7
Sa8
NAME
BIT
FUNCTION
Si
7
International Bit
1
6
Frame Nonalignment Signal Bit
A
5
Remote Alarm
Sa4
4
Additional Bit 4
Sa5
3
Additional Bit 5
Sa6
2
Additional Bit 6
Sa7
1
Additional Bit 7
Sa8
0
Additional Bit 8
相关PDF资料 |
PDF描述 |
|---|---|
| RCM28DCTH | CONN EDGECARD 56POS DIP .156 SLD |
| EET-ED2D152EA | CAP ALUM 1500UF 200V 20% SNAP |
| RCM28DCTD | CONN EDGECARD 56POS DIP .156 SLD |
| PLE0G681MDO1 | CAP ALUM 680UF 4V 20% RADIAL |
| PLE0E561MCO1 | CAP ALUM 560UF 2.5V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21Q59L | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59L+ | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59LN | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59LN+ | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21S07A | 制造商:Maxim Integrated Products 功能描述: |
发布紧急采购，3分钟左右您将得到回复。