- 您现在的位置：买卖IC网 > PDF目录16264 > DS21Q59DK (Maxim Integrated Products)KIT DESIGN FOR DS21Q59 PDF资料下载
参数资料
| 型号： | DS21Q59DK |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 4/76页 |
| 文件大小： | 0K |
| 描述： | KIT DESIGN FOR DS21Q59 |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 1 |
| 主要目的： | 电信，调帧器和线路接口装置（LIU） |
| 已用 IC / 零件： | DS21Q59 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页
DS21Q59 Quad E1 Transceiver
12 of 76
4.1 Pin Function Descriptions
Table 4-C. System (Backplane) Interface Pins
NAME
TYPE
FUNCTION
TCLK
I
Transmit Clock. TCLK is a 2.048MHz primary clock that is used to clock data through the transmit
formatter.
TSER
I
Transmit Serial Data. Transmit NRZ serial data. TSER is sampled on the falling edge of TCLK when
IBO disabled. It is sampled on the falling edge of SYSCLK when the IBO function is enabled.
TSYNC
I/O
Transmit Sync. As an input, pulse at this pin establishes either frame or multiframe boundaries for the
transmitter. As an output, it can be programmed to output either a frame or multiframe pulse.
RSER
O
Receive Serial Data. RSER is the received NRZ serial data. RSER is updated on the rising edges of
RCLK when the receive elastic store is disabled. It is updated on the rising edges of SYSCLK when the
receive elastic store is enabled.
RSYNC
I/O
Receive Sync. An extracted pulse one RCLK wide is output at this pin that identifies either frame or
CAS/CRC4 multiframe boundaries. If the receive elastic store is enabled, this pin can be enabled to be
an input at which a frame-boundary pulse synchronous with SYSCLK is applied.
SYSCLK
I
System Clock. SYSCLK is a 2.048MHz clock used to clock data out of the receive elastic store. When
the IBO is enabled SYSCLK can be a 4.096MHz, 8.192MHz, or 16.384MHz clock.
OUTA
O
User-Selectable Output A. OUTA is a multifunction pin the host can program to output various alarms,
clocks, or data, or be used to control external circuitry.
OUTB
O
User-Selectable Output B. OUTB is a multifunction pin the host can program to output various alarms,
clocks, or data, or be used to control external circuitry.
Table 4-D. Alternate Jitter Attenuator
NAME
TYPE
FUNCTION
AJACKI
I
Alternate Jitter Attenuator Clock Input. AJACKI is clock input to the alternate jitter attenuator.
AJACKO
O
Alternate Jitter Attenuator Clock Output. AJACKO is clock output of the alternate jitter attenuator.
Table 4-E. Clock Synthesizer
NAME
TYPE
FUNCTION
4/8/16MCK
O
4.096MHz/8.192MHz/16.384MHz Clock Output. 4/8/16MCK is a 4.096MHz, 8.192MHz, or 16.384MHz
clock output that is referenced to one of the four recovered line clocks (RCLKs) or to an external
2.048MHz reference.
REFCLK
I/O
Reference Clock. REFCLK can be configured as an output to source a 2.048MHz reference clock or as
an input to supply a 2.048MHz reference clock from an external source to the clock synthesizer.
Table 4-F. Parallel Port Control Pins
NAME
TYPE
FUNCTION
INT
O
Interrupt.
INT flags the host controller during conditions and change of conditions defined in status
registers 1 and 2 and the HDLC status register. It is an active-low, open-drain output.
BTS0
I
Bus Type Select Bit 0. BTS0 is used with BTS1 to select between muxed, nonmuxed, serial bus
operation, and output high-Z mode.
BTS1
I
Bus Type Select Bit 1. BTS1 is used with BTS0 to select between muxed, nonmuxed, serial bus
operation, and output high-Z mode.
TS0
I
Transceiver Select Bit 0. TS0 is used with TS1 to select one of four transceivers.
TS1
I
Transceiver Select Bit 1. TS1 is used with TS0 to select one of four transceivers.
PBTS
I
Parallel Bus Type Select. PBTS is used to select between Motorola and Intel parallel bus types.
AD0 to
AD7/SDO
I/O
Data Bus or Address/Data Bus [D0 to D6], Data Bus or Address/Data Bus [D7]/Serial Port Output.
In nonmultiplexed bus operation (MUX = 0), these pins serve as the data bus. In multiplexed bus
operation (MUX = 1), they serve as an 8-bit multiplexed address/data bus.
A0 to A4
I
Address Bus. In nonmultiplexed bus operation, these pins serve as the address bus. In multiplexed bus
operation, these pins are not used and should be wired low.
RD (DS)/SCLK
I
Read Input—Data Strobe/Serial Port Clock.
RD and DS are active-low signals. DS is active high when
in multiplexed mode (Section 26).
CS
I
Chip Select.
CS must be low to read or write to the device. It is an active-low signal.
ALE (AS)/A5
I
Address Latch Enable (Address Strobe) or A6. In nonmultiplexed bus operation, this pin serves as the
upper address bit. In multiplexed bus operation, it demultiplexes the bus on a positive-going edge.
WR (R/W)/SDI
I
Write Input (Read/Write)/Serial Port Data Input, Active Low
相关PDF资料 |
PDF描述 |
|---|---|
| RCM28DCTH | CONN EDGECARD 56POS DIP .156 SLD |
| EET-ED2D152EA | CAP ALUM 1500UF 200V 20% SNAP |
| RCM28DCTD | CONN EDGECARD 56POS DIP .156 SLD |
| PLE0G681MDO1 | CAP ALUM 680UF 4V 20% RADIAL |
| PLE0E561MCO1 | CAP ALUM 560UF 2.5V 20% RADIAL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS21Q59L | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59L+ | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59LN | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21Q59LN+ | 功能描述:网络控制器与处理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS21S07A | 制造商:Maxim Integrated Products 功能描述: |
发布紧急采购，3分钟左右您将得到回复。