- 您现在的位置：买卖IC网 > PDF目录97869 > DS3134 (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF资料下载
参数资料
| 型号： | DS3134 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封装： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件页数： | 12/203页 |
| 文件大小： | 777K |
| 代理商： | DS3134 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页
DS3134
109 of 203
Status / Interrupts
On each read of the Free Queue by the DMA, the DMA will set either the Status Bit for Receive DMA
Large Buffer Read (RLBR) or the Status Bit for Receive DMA Small Buffer Read (RSBR) in the Status
Register for DMA (SDMA). The DMA also checks the Receive Free Queue Large Buffer Host Write
Pointer and the Receive Free Queue Small Buffer Host Write Pointer to make sure that an underflow does
not occur. If it does occur, then the DMA will set either the Status Bit for Receive DMA Large Buffer
Read Error (RLBRE) or the Status Bit for Receive DMA Small Buffer Read Error (RSBRE) in the Status
Register for DMA (SDMA) and it will not read the Free Queue nor will it increment the Read Pointer. In
such a scenario, the Receive FIFO may overflow if the Host does not provide Free Queue Descriptors.
Each of the status bits can also (if enabled) cause a hardware interrupt to occur. See Section 4 for more
details.
Free Queue Burst Reading
The DMA has the ability to read the Free Queue in bursts. This allows for a more efficient use of the PCI
Bus. The DMA can grab messages from the Free Queue in a group rather than one at a time, freeing up
the PCI Bus for more time critical functions.
Internal to the device there is a FIFO that can store up to 16 Free Queue Descriptors (32 dwords since
each descriptor occupies two dwords). The Free Queue can either operate in dual or singular circular
queue mode. The Free Queue can be divided into Large Buffer and Small Buffer. The LBSA (Large
Buffer Starting Address) and the LBEA (Large Buffer Ending Address) forms the Large Buffer Queue
and the SBSA (Small Buffer Starting Address) and the RFQEA (Receive Free Queue End Address) forms
the Small Buffer Queue. When the SBSA is not equal to, and greater than, the RFQEA the Free Queue is
set up in a dual circular mode. If the SBSA is equal to the RFQEA, the Free Queue is operating in a single
queue mode. When the Free Queue is operated as a dual circular queue supporting both large and small
buffers, then the FIFO is cut into two 8 message FIFOs. If the Free Queue is operated as a single circular
queue supporting only the large buffers, then the FIFO is set up as a single 16 descriptor FIFO. The Host
must configure the Free Queue FIFO for proper operation via the Receive DMA Queues Control
(RDMAQ) register (see below).
When enabled via the Receive Free Queue FIFO Enable (RFQFE) bit, the Free Queue FIFO will not read
the Free Queue until it reaches the Low Water Mark. When the FIFO reaches the Low Water Mark
(which is two descriptors in the dual mode or four descriptors in the single mode,) it will attempt to fill
the FIFO with additional descriptors by burst reading the Free Queue. Before it reads the Free Queue, it
checks (by examining the Receive Free Queue Host Write Pointer) to make sure that the Free Queue
contains enough descriptors to fill the Free Queue FIFO.
If the Free Queue does not have enough
descriptors to fill the FIFO, then it will only read enough to keep from underflowing the Free Queue. If
the FIFO detects that there are no Free Queue descriptors available for it to read, then it will set the either
the Status Bit for Receive DMA Large Buffer Read Error (RLBRE) or the Status Bit for Receive DMA
Small Buffer Read Error (RSBRE) in the Status Register for DMA (SDMA) and it will not read the Free
Queue nor will it increment the Read Pointer. In such a scenario, the Receive FIFO may overflow if the
Host does not provide Free Queue Descriptors. If the Free Queue FIFO can read descriptors from the
Free Queue, then it will burst read them, increment the read pointer, and set either the Status Bit for
Receive DMA Large Buffer Read (RLBR) or the Status Bit for Receive DMA Small Buffer Read (RSBR)
in the Status Register for DMA (SDMA). See Section 4 for more details on Status Bits.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
| DS5000FP-12 | 8-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS-313PIN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel |
| DS31400 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
| DS31400DK | 功能描述:时钟和定时器开发工具 DS31400 Dev Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| DS31400GN | 功能描述:计时器和支持产品 Not Available From Mouser RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。