- 您现在的位置：买卖IC网 > PDF目录97869 > DS3134 (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF资料下载
参数资料
| 型号： | DS3134 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封装： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件页数： | 141/203页 |
| 文件大小： | 777K |
| 代理商： | DS3134 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页当前第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页
DS3134
42 of 203
SM Register
The Status Master (SM) register reports events that occur at the Port Interface, at the BERT receiver, at
the PCI Bus and at the Local Bus. See Figure 4.3.1A for details.
The Port Interface reports Change Of Frame Alignment (COFA) events. If the software detects that one
of these bits as being set, the software must then begin polling the RP[n]CR or TP[n]CR registers of each
active port (a maximum of 16 reads) to determine which port or ports has incurred a COFA. Also via the
Interrupt Enable for Receive COFA (IERC) and Interrupt Enable for Transmit COFA (IETC) control bits
in the RP[n]CR and TP[n]CR registers respectively, the Host can allow/deny the COFA indications to be
passed on to the SRCOFA and STCOFA status bits.
The BERT receiver will report three events, a change in the receive synchronizer status, a bit error being
detected, and if either the Bit Counter or the Error Counter overflows. Each of these events can be
masked within the BERT function via the BERT Control Register (BERTC0). If the software detects that
the BERT has reported an event has occurred, then the software must read the BERT Status Register
(BERTEC0) to determine which event(s) has occurred.
The SM register also reports events as they occur in the PCI Bus and the Local Bus. There are no control
bits to stop these events from being reported in the SM register. When the Local Bus is operated in the
PCI Bridge Mode, SM reports any interrupts detected via the Local Bus LINT* input signal pin and if any
timing errors occur because of the use of the external timing signal LRDY*. When the Local Bus is
operated in the Configuration Mode, the LBINT and LBE bits are meaningless and should be ignored.
SV54 Register
The Status for Receive V.54 Detector (SV54) register reports if the V.54 loopback detector has either
timed out in its search for the V.54 loop up pattern or if the detector has found and verified the loop
up/down pattern. There is a separate status bit (SLBP) for each port. When set, the Host must read the
VTO and VLB status bits in the RP[n]CR register of the corresponding port to find the exact state of the
V.54 detector. When the V.54 detector experiences a time out in it's search for the loop up code (VTO =
1), then the SLBP status bit will be continuously set until the V.54 detector is reset by the Host toggling
the VRST bit in RP[n]CR register. There are no control bits to stop these events from being reported in
the SV54 register. See Figure 4.3.1A for details on the status bits and Section 5 for details on the
operation of the V.54 loopback detector.
SDMA Register
The Status for DMA (SDMA) register reports events that occur regarding the Receive and Transmit DMA
blocks as well as the receive HDLC controller and FIFO. The SDMA will report when the DMA reads
from either the Receive Free Queue or Transmit Pending Queue or writes to the Receive or Transmit
Done Queues. Also reported are error conditions that might occur in the access of one of these queues.
The SDMA will report if any of the HDLC channels experiences a FIFO overflow/underflow condition
and if the receive HDLC controller encounters a CRC error, abort signal, or octet length problem on any
of the HDLC channels.
The Host can determine which specific HDLC channel incurred a FIFO
overflow/underflow, CRC error, octet length error or abort by reading the status bits as reported in Done
Queues which are created by the DMA. There are no control bits to stop these events from being reported
in the SDMA register.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
| DS5000FP-12 | 8-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS-313PIN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel |
| DS31400 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
| DS31400DK | 功能描述:时钟和定时器开发工具 DS31400 Dev Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| DS31400GN | 功能描述:计时器和支持产品 Not Available From Mouser RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。