- 您现在的位置：买卖IC网 > PDF目录97869 > DS3134 (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF资料下载
参数资料
| 型号： | DS3134 |
| 厂商： | DALLAS SEMICONDUCTOR |
| 元件分类： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封装： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件页数： | 76/203页 |
| 文件大小： | 777K |
| 代理商： | DS3134 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页第195页第196页第197页第198页第199页第200页第201页第202页第203页
DS3134
167 of 203
Bridge Mode Bus Arbitration
In the Bridge Mode, the Local Bus has the ability to arbitrate for bus access. In order for the feature to
operate, the Host must access the PCI Bridge Mode Control Register (LBBMC) and enable it via the
LARBE control bit (the default is bus arbitration disabled). If bus arbitration is enabled, then before a bus
transaction can occur, the Local Bus will first request bus access by asserting the LHOLD(LBR*) signal
and then wait for the bus to be granted from the Local Bus arbiter by sensing that the LHLDA(LBG*) has
been asserted. If the Host on the PCI Bus attempts a Local Bus access when the Local Bus is not granted
by the Local Bus master (LBGACK* is deasserted), then the Local Bus block will immediately inform the
Host that the Local Bus is busy and cannot be accessed at this time (in other words, come back later) by
issuing a PCI Target Retry. See Section 9 for details on the PCI Target Retry. When this happens, the
Local Bus block will not attempt the bus access and will keep the LA, LD, LBHE*, LWR*(LR/W*), and
LRD*(LDS*) signals tri-stated.
If the Host attempts a Local Bus access when the bus is busy, the Local Bus block will go ahead and
request bus access and after it has been granted, it will seize the bus for the time programmed into the
Local Bus Arbitration Timer (LAT0 to LAT3 in the LBBMC register) which can be from 32 to 1048576
clocks. As long as the local bus has been granted and the arbitration timer has at least 16 clocks left, then
the Host is allowed to access the Local Bus. See Figure 10.1D and the timing examples in Section 10.3
for more details.
Bridge Mode Bus Transaction Timing
When the Local Bus is operated in PCI Bridge Mode, the bus transaction time can be determined either
from an external ready signal (LRDY*) or from the PCI Bridge Mode Control Register (LBBMC) which
will allow a bus transaction time of 1 to 11 LCLK cycles. If the total access time to the Local Bus
exceeds 16 PCLK cycles, the PCI access will time out and a PCI Target Retry will be sent to the Host.
This will only occur when LRDY* has not been detected within 9 clocks. If this happens, the Local Bus
Error (LBE) status bit in the Status Master (SM) register will be set. Additional details on the LBE status
bit can be found in Section 4 and more details on transaction timing can be found in Figure 10.1D and the
timing examples in Section 10.3.
Bridge Mode Interrupt
In the PCI Bridge mode, the Local Bus can detect an external interrupt via the LINT* signal. If the Local
Bus detects that the LINTA* signal has been asserted, then it will set the LBINT status bit in the Status
Master (SM) register. The setting of this status bit can cause a hardware interrupt to occur at the PCI bus
via the PINTA* signal. This interrupt can be masked via the ISM register. See Section 4 for more
details.
Configuration Mode
In the Configuration Mode, the Local Bus is used only to configure the device and obtain status
information from the device. It is also used to configure the PCI Configuration Registers and hence the
PCI Bus signal PIDSEL is disabled when the Local Bus is in the Configuration Mode. Data cannot be
passed from the Local Bus to the PCI bus in this mode. The PCI bus will only be used as a high speed I/O
bus for the HDLC packet data. In this mode, bus arbitration, bus format, and the user settable bus
transaction time features are disabled. In the Configuration Mode, all bus accesses are based on 16-bit
addresses and 16-bit data. The upper four addresses (LA[19:16]) are ignored and 8-bit data accesses are
not allowed. See Section 12 for details on the AC timing requirements.
相关PDF资料 |
PDF描述 |
|---|---|
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150TN | DATACOM, PCM TRANSCEIVER, PDIP48 |
| DS3150T | DATACOM, PCM TRANSCEIVER, PQFP48 |
| DS5000FP-12 | 8-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS-313PIN | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous |
| DS-313-PIN | 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel |
| DS31400 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter |
| DS31400DK | 功能描述:时钟和定时器开发工具 DS31400 Dev Kit RoHS:否 制造商:Texas Instruments 产品:Evaluation Modules 类型:Clock Conditioners 工具用于评估:LMK04100B 频率:122.8 MHz 工作电源电压:3.3 V |
| DS31400GN | 功能描述:计时器和支持产品 Not Available From Mouser RoHS:否 制造商:Micrel 类型:Standard 封装 / 箱体:SOT-23 内部定时器数量:1 电源电压-最大:18 V 电源电压-最小:2.7 V 最大功率耗散: 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Reel |
发布紧急采购，3分钟左右您将得到回复。