参数资料
型号: DS33ZH11+
厂商: Maxim Integrated Products
文件页数: 164/172页
文件大小: 0K
描述: IC MAPPER ETHERNET 100CSBGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 7
应用: 数据传输
接口: 串行
电源电压: 1.8V,2.5V,3.3V
封装/外壳: 100-LFBGA,CSPBGA
供应商设备封装: 100-CSBGA(10x10)
包装: 托盘
安装类型: 表面贴装
DS33Z11 Ethernet Mapper
91 of 172
9.5 Serial Interface Registers
The Serial Interface contains the Serial HDLC transport circuitry and the associated serial port. The Serial
Interface register map consists of registers that are common functions, transmit functions, and receive functions.
Bits that are underlined are read-only; all other bits can be written. All reserved registers and bits with “-“
designation should be written to zero, unless specifically noted in the register definition. When read, the
information from reserved registers and bits designated with “-“ should be discarded.
Counter registers are updated by asserting (low to high transition) the associated performance monitoring update
signal (xxPMU). During the counter register update process, the associated performance monitoring status signal
(xxPMS) is deasserted. The counter register update process consists of loading the counter register with the
current count, resetting the counter, forcing the zero count status indication low for one clock cycle, and then
asserting xxPMS. No events are missed during this update procedure.
A latched bit is set when the associated event occurs, and remains set until it is cleared by reading. Once
cleared, a latched bit will not be set again until the associated event occurs again. Reserved configuration bits
and registers should be written to zero.
9.5.1 Serial Interface Transmit and Common Registers
Serial Interface Transmit Registers are used to control the HDLC transmitter associated with each Serial
Interface. The register map is shown in the following table. Note that throughout this document the HDLC
processor is also referred to as a “packet processor.”
9.5.2 Serial Interface Transmit Register Bit Descriptions
Register Name:
LI.TSLCR
Register Description:
Transmit Serial Interface Configuration Register
Register Address:
0C0h
Bit #
7
6
5
4
3
2
1
0
Name
-
TDENPLT
Default
0
Bit 0: Transmit Data Enable Polarity (TDENPLT) If set to 1, TDEN is active low for enable. In the default mode,
when TDEN is logic high, the data is enabled and output by the DS33Z11.
Register Name:
LI.RSTPD
Register Description:
Serial Interface Reset Register
Register Address:
0C1h
Bit #
7
6
5
4
3
2
1
0
Name
-
RESET
-
Default
0
Bit 1: RESET If this bit set to 1, the Data Path and Control and Status for this interface are reset. The Serial
Interface is held in Reset as long as this bit is high. This bit must be high for a minimum of 200 nsec for a valid
reset to occur.
相关PDF资料
PDF描述
DS34C87TN/NOPB IC LINE DRIVER QUAD CMOS 16-DIP
DS34LV87TMX/NOPB IC LINE DVR QUAD CMOS DIF 16SOIC
DS34S132GN+ IC TDM OVER PACKET 676-BGA
DS34T102GN+ IC TDM OVER PACKET 484TEBGA
DS3501U+H IC POT NV 128POS HV 10-USOP
相关代理商/技术参数
参数描述
DS33ZH11+ 功能描述:网络控制器与处理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS34 制造商:LUMILEDS 制造商全称:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC