参数资料
型号: DS33ZH11+
厂商: Maxim Integrated Products
文件页数: 4/172页
文件大小: 0K
描述: IC MAPPER ETHERNET 100CSBGA
产品培训模块: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
标准包装: 7
应用: 数据传输
接口: 串行
电源电压: 1.8V,2.5V,3.3V
封装/外壳: 100-LFBGA,CSPBGA
供应商设备封装: 100-CSBGA(10x10)
包装: 托盘
安装类型: 表面贴装
DS33Z11 Ethernet Mapper
101 of 172
9.5.5 Receive Serial Interface
Serial Receive Registers are used to control the HDLC Receiver associated with each Serial Interface. Note that
throughout this document HDLC Processor is also referred to as “Packet Processor”. The receive packet
processor block has seventeen registers.
9.5.5.1
Register Bit Descriptions
Register Name:
LI.RSLCR
Register Description:
Receive Serial Interface Configuration Register
Register Address:
100h
Bit #
7
6
5
4
3
2
1
0
Name
-
RDENPLT
Default
0
Bit 0: Receive Data Enable Polarity (RDENPLT) Receive Data Enable Polarity. If set to 1, RDEN Low enables
reception of the bit.
Register Name:
LI.RPPCL
Register Description:
Receive Packet Processor Control Low Register
Register Address:
101h
Bit #
7
6
5
4
3
2
1
0
Name
-
RFPD
RF16
RFED
RDD
RBRE
RCCE
Default
0
Bit 5: Receive FCS Processing Disable (RFPD) – When equal to 0, FCS processing is performed and FCS is
appended to packets. When set to 1, FCS processing is disabled (the packets do not have an FCS appended). In
X.86 mode, FCS processing is always enabled.
Bit 4: Receive FCS-16 Enable (RF16) – When 0, the error checking circuit uses a 32-bit FCS. When 1, the error
checking circuit uses a 16-bit FCS. This bit is ignored when FCS processing is disabled. In X.86 mode, the FCS
is always 32 bits.
Bit 3: Receive FCS Extraction Disable (RFED) – When 0, the FCS bytes are discarded. When 1, the FCS bytes
are passed on. This bit is ignored when FCS processing is disabled. In X.86 mode, FCS bytes are discarded.
Bit 2: Receive Descrambling Disable (RDD) – When equal to 0, X
43+1 descrambling is performed. When set to
1, descrambling is disabled.
Bit 1: Receive Bit Reordering Enable (RBRE) – When equal to 0, reordering is disabled and the first bit
received is expected to be the MSB DT [7] of the byte. When set to 1, bit reordering is enabled and the first bit
received is expected to be the LSB DT [0] of the byte. Note that function is controlled by the BREO in Hardware
Mode.
Bit 0: Receive Clear Channel Enable (RCCE) – When equal to 0, packet processing is enabled. When set to 1,
the device is in clear channel mode and all packet-processing functions except descrambling and bit reordering
are disabled.
相关PDF资料
PDF描述
DS34C87TN/NOPB IC LINE DRIVER QUAD CMOS 16-DIP
DS34LV87TMX/NOPB IC LINE DVR QUAD CMOS DIF 16SOIC
DS34S132GN+ IC TDM OVER PACKET 676-BGA
DS34T102GN+ IC TDM OVER PACKET 484TEBGA
DS3501U+H IC POT NV 128POS HV 10-USOP
相关代理商/技术参数
参数描述
DS33ZH11+ 功能描述:网络控制器与处理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流(最大值):595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray
DS34 制造商:LUMILEDS 制造商全称:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC