收藏本站
参数资料
型号： DSP56303VL100B1
厂商： Freescale Semiconductor
文件页数： 55/108页
文件大小： 0K
描述： IC DSP 24BIT 100MHZ 196-BGA
标准包装： 630
系列： DSP563xx
类型： 定点
接口： 主机接口，SSI，SCI
时钟速率： 100MHz
非易失内存： ROM（576 B）
芯片上RAM： 24kB
电压 - 输入/输出： 3.30V
电压 - 核心： 3.30V
工作温度： -40°C ~ 100°C
安装类型： 表面贴装
封装/外壳： 196-LBGA
供应商设备封装： 196-MAPBGA（15x15）
包装： 托盘
DSP56303 Technical Data, Rev. 11
2-30
Freescale Semiconductor
Specifications
2.5.6
Host Interface Timing
Table 2-16.
Host Interface Timings1,2,12
No.
Characteristic10
Expression
100 MHz
Unit
Min
Max
317
Read data strobe assertion width
5
HACK assertion width
TC + 9.9
19.9
—
ns
318
Read data strobe deassertion width5
HACK deassertion width
9.9
—
ns
319
Read data strobe deassertion width5 after “Last Data Register” reads8,11, or
between two consecutive CVR, ICR, or ISR reads3
HACK deassertion width after “Last Data Register” reads
8,11
2.5
× T
C + 6.6
31.6
—
ns
320
Write data strobe assertion width6
13.2
—ns
321
Write data strobe deassertion width8
HACK write deassertion width
after ICR, CVR and “Last Data Register” writes
after IVR writes, or
after TXH:TXM:TXL writes (with HLEND= 0), or
after TXL:TXM:TXH writes (with HLEND = 1)
2.5
× TC + 6.6
31.8
16.5
—
ns
322
HAS assertion width
9.9
—
ns
323
HAS deassertion to data strobe assertion
4
0.0
—
ns
324
Host data input setup time before write data strobe deassertion6
9.9
—
ns
325
Host data input hold time after write data strobe deassertion6
3.3
—
ns
326
Read data strobe assertion to output data active from high impedance
5
HACK assertion to output data active from high impedance
3.3
—
ns
327
Read data strobe assertion to output data valid5
HACK assertion to output data valid
—24.5
ns
328
Read data strobe deassertion to output data high impedance5
HACK deassertion to output data high impedance
—9.9
ns
329
Output data hold time after read data strobe deassertion
5
Output data hold time after HACK deassertion
3.3
—
ns
330
HCS assertion to read data strobe deassertion5
TC + 9.9
19.9
—
ns
331
HCS assertion to write data strobe deassertion
6
9.9
—
ns
332
HCS assertion to output data valid
—19.3
ns
333
HCS hold time after data strobe deassertion4
0.0
—
ns
334
Address (HAD[0–7]) setup time before HAS deassertion (HMUX=1)
4.6
—
ns
335
Address (HAD[0–7]) hold time after HAS deassertion (HMUX=1)
3.3
—
ns
336
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W setup time before data strobe
assertion
4
Read
Write
0
4.6
—
ns
337
HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W hold time after data strobe
deassertion4
3.3
—
ns
338
Delay from read data strobe deassertion to host request assertion for “Last Data
Register” read
5, 7, 8
TC + 5.3
15.3
—
ns
339
Delay from write data strobe deassertion to host request assertion for “Last Data
Register” write6, 7, 8
1.5
× T
C + 5.3
20.3
—
ns
相关PDF资料
PDF描述
DSP56311VF150B1 IC DSP 24BIT 150MHZ 196-BGA
DSP56321VF200R2 IC DSP 24BIT 200MHZ 196-BGA
DSP56852VFE IC DSP 16BIT 120MHZ 81-MAPBGA
DSP56854FGE IC DSP 16BIT 120MHZ 128-LQFP
DSP56855BUE IC DSP 16BIT 120MHZ 100-LQFP
相关代理商/技术参数
参数描述
DSP56304GC66 制造商:未知厂家 制造商全称:未知厂家 功能描述:24-Bit Digital Signal Processor
DSP56304GC80 制造商:未知厂家 制造商全称:未知厂家 功能描述:24-Bit Digital Signal Processor
DSP56304PV66 制造商:未知厂家 制造商全称:未知厂家 功能描述:24-Bit Digital Signal Processor
DSP56304PV80 制造商:未知厂家 制造商全称:未知厂家 功能描述:24-Bit Digital Signal Processor
DSP56305DS 制造商:未知厂家 制造商全称:未知厂家 功能描述:DSP56305 Single Chip Channel Codec Digital Signal Processor Data Sheet
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*