- 您现在的位置：买卖IC网 > PDF目录295865 > E28F200B5B60 (INTEL CORP) DIRECTIONAL COUPLER, 20DB, SMT PDF资料下载
参数资料
| 型号： | E28F200B5B60 |
| 厂商： | INTEL CORP |
| 元件分类： | PROM |
| 英文描述： | DIRECTIONAL COUPLER, 20DB, SMT |
| 中文描述： | 256K X 8 FLASH 5V PROM, 70 ns, PDSO48 |
| 封装： | 12 X 20 MM, TSOP-48 |
| 文件页数： | 10/44页 |
| 文件大小： | 345K |
| 代理商： | E28F200B5B60 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
28F200B5, 28F004/400B5, 28F800B5
E
18
PRELIMINARY
To resume the erase operation, enable the chip by
taking CE# to VIL, then issue the Erase Resume
command, which continues the erase sequence to
completion. As with the end of a standard erase
operation, the status register must be read, cleared,
and the next instruction issued in order to continue.
Table 6. Command Codes and Descriptions
Code
Device Mode
Description
00
Invalid/
Reserved
Unassigned commands that should not be used. Intel reserves the right to redefine
these codes for future functions.
FF
Read Array
Places the device in read array mode, so that array data will be output on the data
pins.
40
Program
Set-Up
Sets the CUI into a state such that the next write will load the Address and Data
registers. The next write after the Program Set-Up command will latch addresses
and data on the rising edge and begin the program algorithm. The device then
defaults to the read status mode, where the device outputs status register data
when OE# is enabled. To read the array, issue a Read Array command.
To cancel a program operation after issuing a Program Set-Up command, write all
1’s (FFH for x8, FFFFH for x16) to the CUI. This will return to read status register
mode after a standard program time without modifying array contents. If a program
operation has already been initiated to the WSM this command cannot cancel that
operation in progress.
10
Alternate
Prog Set-Up
(See 40H/Program Set-Up)
20
Erase
Set-Up
Prepares the CUI for the Erase Confirm command. If the next command is not an
Erase Confirm command, then the CUI will set both the program status (SR.4) and
erase status (SR.5) bits of the status register to a “1,” place the device into the
read status register state, and wait for another command without modifying array
contents. This can be used to cancel an erase operation after the Erase Set-Up
command has been issued. If an operation has already been initiated to the WSM
this can not cancel that operation in progress.
D0
Erase
Resume/
Erase
Confirm
If the previous command was an Erase Set-Up command, then the CUI will latch
address and data, and begin erasing the block indicated on the address pins.
During erase, the device will respond only to the Read Status Register and Erase
Suspend commands and will output status register data when OE# is toggled low.
Status register data is updated by toggling either OE# or CE# low.
B0
Erase
Suspend
Issuing this command will begin to suspend erase operation. The status register
will indicate when the device reaches erase suspend mode. In this mode, the CUI
will respond only to the Read Array, Read Status Register, and Erase Resume
commands and the WSM will also set the WSM status bit to a “1” (ready). The
WSM will continue to idle in the SUSPEND state, regardless of the state of all input
control pins except RP#, which will immediately shut down the WSM and the
remainder of the chip, if it is made active. During a suspend operation, the data
and address latches will remain closed, but the address pads are able to drive the
address into the read path. See Section 3.2.5.1. This command is useful only while
an erase operation is in progress and may reset to read array mode in other
circumstances. (See Appendix A for state transition table.)
70
Read Status
Register
Puts the device into the read status register mode, so that reading the device
outputs status register data, regardless of the address presented to the device.
The device automatically enters this mode after program or erase has completed.
This is one of the two commands that is executable while the WSM is operating.
See Section 3.2.3.
相关PDF资料 |
PDF描述 |
|---|---|
| E28F200BX-B120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F200BX-B60 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F200BX-B80 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F200BX-T120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
| E28F002BX-T120 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
相关代理商/技术参数 |
参数描述 |
|---|---|
| E28F200B5B80 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| E28F200B5T60 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:SMART 5 BOOT BLOCK FLASH MEMORY FAMILY 2, 4, 8 MBIT |
| E28F200B5T80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述: |
| E28F200BL-B150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
| E28F200BL-T150 | 制造商:INTEL 制造商全称:Intel Corporation 功能描述:2-MBIT (128K x 16, 256K x 8)LOW-POWER BOOT BLOCK FLASH MEMORY FAMILY |
发布紧急采购，3分钟左右您将得到回复。