参数资料
| 型号： | HI7188IN |
| 厂商： | Intersil |
| 文件页数： | 24/24页 |
| 文件大小： | 0K |
| 描述： | CONV A/D 16BIT 8:1 MUX 44-MQFP |
| 标准包装： | 96 |
| 位数： | 16 |
| 采样率（每秒）： | 240 |
| 数据接口： | QSPI?，串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 50mW |
| 电压电源： | 模拟和数字，双 ± |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 管件 |
| 输入数目和类型： | 8 个差分，单极；8 个差分，双极 |
9
Denitions
Integral Non-Linearity (INL) - This is the maximum
deviation of any digital code from a straight line passing
through the endpoints of the transfer function. The endpoints
of the transfer function are zero scale (a point 0.5 LSB below
the first code transition 000...000 and 000...001) and full scale
(a point 0.5 LSB above the last code transition 111...110 to
111...111).
Differential Non-Linearity (DNL) - This is the deviation
from the actual difference between midpoints and the ideal
difference between midpoints (1 LSB) for adjacent codes. If
this difference is equal to or more negative than 1 LSB, a
code will be missed.
Offset Error (VOS)- The offset error is the deviation of the first
code transition from the ideal input voltage (VIN - 0.5 LSB).
Full Scale Error (FSE) - The full scale error is the deviation
of the last code transition from the ideal input full-scale
voltage (VIN- + VREF/Gain - 1.5 LSB).
Input Span - The input span denes the minimum and
maximum input voltages the device can handle while still
calibrating properly for gain.
End of Scan (EOS) - The end of scan is a signal used to
indicate all active logical channels have been converted and
data is available to be read.
Line Noise Rejection - Line noise rejection is the ability to
attenuate (reject) signals at the frequency of power lines
typically 50Hz or 60Hz.
Physical/Logical Channel - A physical channel pertains to
channels which are directly connected to the device package
pins identified in the pinout. Logical channels are predefined
in the Channel Configuration Registers (CCR) with a physical
channels reference (address) being made by the user. Refer
to the Channel Configuration Registers section for examples.
FIGURE 5. DATA READ FROM HI7188
FIGURE 6. DATA READ FROM HI7188
Waveforms (Continued)
CS
SCLK
SDIO
SDO
tACC
1ST BIT
2ND BIT
tDV
SCLK
CS
EOS
SDIO
tEOS
8
7
6
5
1
HI7188
相关PDF资料 |
PDF描述 |
|---|---|
| HI7190IP | IC ADC 24BIT PROGBL SER 20-PDIP |
| HI7191IP | IC ADC 24BIT PROGBL SER 20-PDIP |
| HI9P5701K-5 | CONV A/D 6BIT 30MSPS 18-SOIC |
| HMC700LP4E | IC FRACT-N PLL 16BIT 24QFN |
| HMC703LP4E | IC FRACT-N PLL W/SWEEPR 24QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HI7188IP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 16BIT ADC 7188 DIP40 制造商:Harris Corporation 功能描述: |
| HI7190 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:null24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7190 WAF | 制造商:Harris Corporation 功能描述: |
| HI7190_06 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:24-Bit, High Precision, Sigma Delta A/D Converter |
| HI7190EVAL | 功能描述:EVALUATION PLATFORM HI7190 RoHS:否 类别:编程器，开发系统 >> 评估板 - 模数转换器 (ADC) 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:- ADC 的数量:1 位数:12 采样率（每秒）:94.4k 数据接口:USB 输入范围:±VREF/2 在以下条件下的电源（标准）:- 工作温度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，软件 |
发布紧急采购，3分钟左右您将得到回复。