参数资料
| 型号： | ISL6322IRZ |
| 厂商： | Intersil |
| 文件页数： | 27/41页 |
| 文件大小： | 0K |
| 描述： | IC CTRLR PWM 4PHASE BUCK 48-QFN |
| 标准包装： | 43 |
| 应用： | 控制器，Intel VR10、VR11、AMD CPU |
| 输入电压： | 5 V ~ 12 V |
| 输出数： | 1 |
| 输出电压： | 0.38 V ~ 1.99 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-VFQFN 裸露焊盘 |
| 供应商设备封装： | 48-QFN（7x7） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
ISL6322
Both SDA and SCL are bidirectional lines, externally connected
to a positive supply voltage via a pull-up resistor. Pull-up
resistor values should be chosen to limit the input current to
0A
OUTPUT CURRENT, 50A/DIV
OUTPUT VOLTAGE,
500mV/DIV
less then 3mA . When the bus is free, both lines are HIGH. The
output stages of ISL6322 have an open drain/open collector in
order to perform the wired-AND function. Data on the I 2 C bus
can be transferred up to 100kbps in the standard-mode or up to
400Kbps in the fast-mode. The level of logic “0” and logic “1” is
dependent on associated value of V DD as per the “Electrical
Specifications” table. One clock pulse is generated for each
data bit transferred. The ISL6322 is a “SLAVE only” device, so
the SCL line must always be controlled by an external master.
It is important to note that the I 2 C interface of the ISL6322
0V
3ms/DIV
only works once the voltage on the VCC pin has risen above
the POR rising threshold. The I 2 C will continue to remain
FIGURE 15. OVERCURRENT BEHAVIOR IN HICCUP MODE
Individual Channel Overcurrent Limiting
The ISL6322 has the ability to limit the current in each
individual channel without shutting down the entire regulator.
This is accomplished by continuously comparing the sensed
currents of each channel with a constant 170 μ A OCL
reference current as shown in Figure 14. If a channel’s
individual sensed current exceeds this OCL limit, the UGATE
signal of that channel is immediately forced low, and the
LGATE signal is forced high. This turns off the upper
MOSFET(s), turns on the lower MOSFET(s), and stops the
rise of current in that channel, forcing the current in the
channel to decrease. That channel’s UGATE signal will not
active until the voltage on the VCC pin falls back below the
falling POR threshold level.
Data Validity
The data on the SDA line must be stable during the HIGH
period of the SCL, unless generating a START or STOP
condition. The HIGH or LOW state of the data line can only
change when the clock signal on the SCL line is LOW. Refer
to Figure 16.
SDA
SCL
be able to return high until the sensed channel current falls
back below the 170 μ A reference.
DATA LINE
STABLE
CHANGE
OF DATA
DATA VALID ALLOWED
I 2 C Bus Interface
The ISL6322 includes an I 2 C bus interface which allows for
user programmability of four of the controller ’s operating
parameters. The operating parameters that can be adjusted
through the I 2 C are:
1. Voltage Margining Offset : The output voltage can be
positively offset up to +787.5mV in 12.5mV increments.
2. Adaptive Deadtime Control : Selects between LGATE
Detect and PHASE Detect deadtime control schemes as
Control Techniques section.
3. Overvoltage Trip Level : Selects the overvoltage
protection trip threshold as described in the Overvoltage
FIGURE 16. DATA VALIDITY
START and STOP Conditions
As shown in Figure 17, a START (S) condition is a HIGH to
LOW transition of the SDA line while SCL is HIGH.
The STOP (P) condition is a LOW to HIGH transition on the
SDA line while SCL is HIGH. A STOP condition must be sent
before each START condition.
SDA
SCL
Protection section.
4. Switching Frequency: The switching frequency can be
increased by a fixed +15% or +30%, or can be decreased
S
START
CONDITION
P
STOP
CONDITION
by -15% or -30%.
To adjust these four parameters, data transmission from the
main microprocessor to the ISL6322 and vice versa must take
place through the two wire I 2 C bus interface. The two wires of
the I 2 C bus consist of the SDA line, over which all data is sent,
and the SCL line, which is a clock signal used to synchronize
sending/receiving of the data.
27
FIGURE 17. START AND STOP WAVEFORMS
Byte Format
Every byte put on the SDA line must be eight bits long. The
number of bytes that can be transmitted per transfer is
unrestricted. Each byte has to be followed by an
acknowledge bit. Data is transferred with the most significant
bit first (MSB) and the least significant bit last (LSB).
FN6328.2
August 2, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| ISL6323AIRZ | IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323BIRZ | IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323IRZ | IC HYBRID CTRLR PWM MONO 48-QFN |
| ISL6324AIRZ | IC HYBRID CTRLR PWM DUAL 48QFN |
| ISL6324IRZ | IC HYBRID CTRLR PWM DUAL 48-QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISL6322IRZ-T | 功能描述:IC CTRLR PWM 4PHASE BUCK 48-QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,000 系列:- 应用:电源，ICERA E400，E450 输入电压:4.1 V ~ 5.5 V 输出数:10 输出电压:可编程 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:42-WFBGA，WLCSP 供应商设备封装:42-WLP 包装:带卷 (TR) |
| ISL6323ACRZ | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323ACRZR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONT. FOR CORE+NORTHBRIDGE,1 PHASE PSI, 3.4MHZ SVI - Rail/Tube 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
| ISL6323ACRZ-T | 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 专用型 系列:- 标准包装:43 系列:- 应用:控制器，Intel VR11 输入电压:5 V ~ 12 V 输出数:1 输出电压:0.5 V ~ 1.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-VFQFN 裸露焊盘 供应商设备封装:48-QFN（7x7） 包装:管件 |
| ISL6323ACRZ-TR5381 | 制造商:Intersil Corporation 功能描述:4+1 PHASE CONTROLLER, CORE+NORTHBRIDGE,1 PHASE PSI,3.4MHZ SV - Tape and Reel 制造商:Intersil Corporation 功能描述:IC PWM CTRLR SYNC BUCK DL 48QFN |
发布紧急采购，3分钟左右您将得到回复。