- 您现在的位置：买卖IC网 > PDF目录1834 > LTC4099EUDC#PBF (Linear Technology)IC USB PWR MANAGER/CHRGR 20-QFN PDF资料下载
参数资料
| 型号： | LTC4099EUDC#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 21/36页 |
| 文件大小： | 0K |
| 描述： | IC USB PWR MANAGER/CHRGR 20-QFN |
| 标准包装： | 91 |
| 系列： | PowerPath™ |
| 功能： | 电源管理 |
| 电池化学： | 锂离子（Li-Ion）、锂聚合物（Li-Pol） |
| 电源电压： | 4.35 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WFQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN（3x4） |
| 包装： | 管件 |
| 产品目录页面： | 1341 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC4099
OPERATION
through I LIM0 in the I 2 C port determine whether the sus-
pend LDO will limit input current to the low power setting
of 500μA or the high power setting of 2.5mA.
Interrupt Generation
The IRQ pin on the LTC4099 is an open-drain output that
can be used to generate an interrupt based on one or more
of a multitude of maskable PowerPath/battery charger
change events. The interrupt mask register column in
Table 1 indicates the categories of events that can gener-
ate an interrupt. If a 1 is written to a given location in the
mask register, then any change in the status data of that
category will cause an interrupt to occur. For example, if
a 1 is written to bit 6 of the mask register, then an inter-
rupt will be generated when the WALL UVLO detects that
either power has become available at WALL, or that power
was available and is no longer available from WALL. If a
1 is written to bit 2 of the mask register, then an interrupt
will be triggered by any change in the status bits of the
battery charger, as given by Table 8. Likewise, a 1 at bit 3
will allow an interrupt due to any change in the thermistor
status bits of Table 7.
The IRQ pin is cleared when the bus master acknowledges
receipt of status data from a read operation. If the master
does not acknowledge the status byte, the interrupt will
not be cleared and the IRQ pin will not be released.
Upon generation of an interrupt, the current state of the
LTC4099 is recorded in the I 2 C port for retrieval (see
Output Data).
I 2 C Interface
The LTC4099 may communicate with a bus master using
the standard I 2 C 2-wire interface. The Timing Diagram
shows the relationship of the signals on the bus. The two
bus lines, SDA and SCL, must be HIGH when the bus is
not in use. External pull-up resistors or current sources,
such as the LTC1694 SMBus accelerator, are required
on these lines. The LTC4099 is both a slave receiver and
slave transmitter. The I 2 C control signals, SDA and SCL,
are scaled internally to the DV CC supply. DV CC should be
connected to the same power supply as the bus pull-up
resistors.
The I 2 C port has an undervoltage lockout on the DV CC pin.
When DV CC is below approximately 1V, the I 2 C serial port
is cleared, the LTC4099 is set to its default configuration
of all zeros and interrupts will be locked out.
Bus Speed
The I 2 C port is designed to be operated at speeds of up
to 400kHz. It has built-in timing delays to ensure correct
operation when addressed from an I 2 C compliant master
device. It also contains input filters designed to suppress
glitches should the bus become corrupted.
START and STOP Conditions
A bus master signals the beginning of communications
by transmitting a START condition. A START condition is
generated by transitioning SDA from HIGH to LOW while
SCL is HIGH. The master may transmit either the slave
write or the slave read address. Once data is written to the
LTC4099, the master may transmit a STOP condition which
commands the LTC4099 to act upon its new command set.
A STOP condition is sent by the master by transitioning
SDA from LOW to HIGH while SCL is HIGH.
Byte Format
Each byte sent to, or received from, the LTC4099 must
be eight bits long followed by an extra clock cycle for the
acknowledge bit. The data should be sent to the LTC4099
most significant bit (MSB) first.
Acknowledge
The acknowledge signal is used for handshaking between
the master and the slave. When the LTC4099 is written
to (write address), it acknowledges its write address as
well as the subsequent two data bytes. When it is read
from (read address), the LTC4099 acknowledges its read
address only. The bus master should acknowledge receipt
of information from the LTC4099.
An acknowledge (active LOW) generated by the LTC4099
lets the master know that the latest byte of information was
received. The acknowledge related clock pulse is generated
by the master. The master releases the SDA line (HIGH)
during the acknowledge clock cycle. The LTC4099 pulls
4099fd
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4100EG#TR | IC CHARGER SMART BATTERY 24-SSOP |
| LTC4101EG#PBF | IC CNTRLR BATT CHRG 24-SSOP |
| LTC4110EUHF#TRPBF | IC BATTERY BACKUP MANAGER 38-QFN |
| LTC4150IMS#TRPBF | IC COUNTER/GAUGE GAS/BATT 10MSOP |
| LTC4155IUFD#TRPBF | IC I2C POWER MANAGER DUAL 28QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4100 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Smart Battery System Manager Available in 48-Lead TSSOP Package |
| LTC4100_09 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Smart Battery Charger Controller |
| LTC4100EG | 功能描述:IC SMART BATTERY CHARGER 24-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
| LTC4100EG#PBF | 功能描述:IC SMART BATTERY CHARGER 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 其它有关文件:STC3100 View All Specifications 特色产品:STC3100 - Battery Monitor IC 标准包装:4,000 系列:- 功能:燃料，电量检测计/监控器 电池化学:锂离子（Li-Ion） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MiniSO 包装:带卷 (TR) 其它名称:497-10526-2 |
| LTC4100EG#TR | 功能描述:IC CHARGER SMART BATTERY 24-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。