- 您现在的位置：买卖IC网 > PDF目录1834 > LTC4099EUDC#PBF (Linear Technology)IC USB PWR MANAGER/CHRGR 20-QFN PDF资料下载
参数资料
| 型号： | LTC4099EUDC#PBF |
| 厂商： | Linear Technology |
| 文件页数： | 22/36页 |
| 文件大小： | 0K |
| 描述： | IC USB PWR MANAGER/CHRGR 20-QFN |
| 标准包装： | 91 |
| 系列： | PowerPath™ |
| 功能： | 电源管理 |
| 电池化学： | 锂离子（Li-Ion）、锂聚合物（Li-Pol） |
| 电源电压： | 4.35 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-WFQFN 裸露焊盘 |
| 供应商设备封装： | 20-QFN（3x4） |
| 包装： | 管件 |
| 产品目录页面： | 1341 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
LTC4099
OPERATION
down the SDA line during the write acknowledge clock
pulse so that it is a stable LOW during the HIGH period
of this clock pulse.
When the LTC4099 is read from, it releases the SDA line
so that the master may acknowledge receipt of the data.
Since the LTC4099 only transmits one byte of data, a master
not acknowledging the data sent by the LTC4099 has no
specific consequence on the operation of the I 2 C port.
However, without a read acknowledge from the master, a
pending interrupt from the LTC4099 will not be cleared
and the IRQ pin will not be released.
Slave Address
The LTC4099 responds to a 7-bit address which has been
factory programmed to 0b0001001[R/ W ]. The LSB of
the address byte, known as the read/write bit, should be
0 when writing data to the LTC4099, and 1 when reading
data from it. Considering the address an 8-bit word, then
the write address is 0x12, and the read address is 0x13.
The LTC4099 will acknowledge both its read and write
addresses.
Sub-Addressed Writing
The LTC4099 has three command registers for control
input. They are accessed by the I 2 C port via a sub-
addressed writing system.
Each write cycle of the LTC4099 consists of exactly three
bytes. The first byte is always the LTC4099’s write address.
The second byte represents the LTC4099’s sub address.
The sub address is a pointer which directs the subsequent
data byte within the LTC4099. The third bye consists of
the data to be written to the location pointed to by the
sub address. The LTC4099 contains control registers at
only three sub address locations: 0x00, 0x01 and 0x02.
Only the two LSBs of the sub address byte are decoded,
the remaining bits are don’t-cares. Therefore, a write to
sub address 0x06 for example, is effectively a write to
sub address 0x02.
Bus Write Operation
The master initiates communication with the LTC4099
with a START condition and the LTC4099’s write address.
If the address matches that of the LTC4099, the LTC4099
returns an acknowledge. The master should then deliver
the sub address. Again, the LTC4099 acknowledges and
the cycle is repeated for the data byte. The data byte is
transferred to an internal holding latch upon the return of
its acknowledge by the LTC4099. This procedure must be
repeated for each sub address that requires new data. After
one or more cycles of [ADDRESS][SUB-ADDRESS][DATA],
the master may terminate the communication with a STOP
condition. Alternatively, a repeat START condition can be
initiated by the master and another chip on the I 2 C bus can
be addressed. This cycle can continue indefinitely, and the
LTC4099 will remember the last input of valid data that it
received. Once all chips on the bus have been addressed
and sent valid data, a global STOP can be sent and the
LTC4099 will update its command latches with the data
that it had received.
Bus Read Operation
The bus master reads the status of the LTC4099 with a
START condition followed by the LTC4099 read address. If
the read address matches that of the LTC4099, the LTC4099
returns an acknowledge. Following the acknowledgement
of its read address, the LTC4099 returns one bit of status
information for each of the next eight clock cycles. A STOP
command is not required for the bus read operation.
Input Data
Table 1 illustrates the three data bytes that may be writ-
ten to the LTC4099. The first byte at sub address 0x00
controls the three input current limit bits I LIM2 -I LIM0 , the
three battery charge current control bits I CHARGE2 -I CHARGE0
and the two C/x state-of-charge indication control bits
COVERX1 and COVERX0.
The input current limit settings are decoded according to
Table 2. This table indicates the maximum current that will
be drawn from the V BUS pin in the event that the load at
V OUT (battery charger plus system load) exceeds the power
available. Any additional power will be drawn from the bat-
tery. The default state for the input current limit setting is
000, representing the low power 100mA USB setting.
4099fd
相关PDF资料 |
PDF描述 |
|---|---|
| LTC4100EG#TR | IC CHARGER SMART BATTERY 24-SSOP |
| LTC4101EG#PBF | IC CNTRLR BATT CHRG 24-SSOP |
| LTC4110EUHF#TRPBF | IC BATTERY BACKUP MANAGER 38-QFN |
| LTC4150IMS#TRPBF | IC COUNTER/GAUGE GAS/BATT 10MSOP |
| LTC4155IUFD#TRPBF | IC I2C POWER MANAGER DUAL 28QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| LTC4100 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Dual Smart Battery System Manager Available in 48-Lead TSSOP Package |
| LTC4100_09 | 制造商:LINER 制造商全称:Linear Technology 功能描述:Smart Battery Charger Controller |
| LTC4100EG | 功能描述:IC SMART BATTERY CHARGER 24-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
| LTC4100EG#PBF | 功能描述:IC SMART BATTERY CHARGER 24-SSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 其它有关文件:STC3100 View All Specifications 特色产品:STC3100 - Battery Monitor IC 标准包装:4,000 系列:- 功能:燃料，电量检测计/监控器 电池化学:锂离子（Li-Ion） 电源电压:2.7 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP，8-MSOP（0.118"，3.00mm 宽） 供应商设备封装:8-MiniSO 包装:带卷 (TR) 其它名称:497-10526-2 |
| LTC4100EG#TR | 功能描述:IC CHARGER SMART BATTERY 24-SSOP RoHS:否 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。