- 您现在的位置：买卖IC网 > Datasheet目录470 > MAX11008EVC16 (Maxim Integrated)EVAL KIT MAX11008 Datasheet资料下载
参数资料
| 型号： | MAX11008EVC16 |
| 厂商： | Maxim Integrated |
| 文件页数： | 18/67页 |
| 文件大小： | 0K |
| 描述： | EVAL KIT MAX11008 |
| 标准包装： | 1 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
Dual RF LDMOS Bias Controller with
Nonvolatile Memory
The SPI bus cycles are 24 bits long. Data can be sup-
plied as three 8-bit bytes or as a continuous 24-bit
stream. CS must remain low throughout the 24-bit
sequence. The first 8-bit byte is a command byte
C[7:0]. The next 16 bits are data bits D[15:0]. Clock
signal SCLK can idle low or high, but data is always
clocked in on the rising edge of SCLK (CPOL = CPHA).
SPI data transfers begin with the falling edge of CS .
Data is clocked into the device on the rising edges of
SCLK and clocked out of the device on the falling
edges of SCLK. For correct bus cycles, CS should
frame the data and should not return to a 1 until after
the last active rising clock edge. See Figure 2 for timing
details. A rising edge of CS causes DOUT to three-
state and data reads should be performed accordingly.
See Figures 1 and 3.
When writing instructions to the MAX11008, 24 clock
cycles must be completed before CS is driven high.
The MAX11008 executes the instruction only after the
When reading data from the MAX11008, 24 clock
cycles must be completed before CS is driven high. If
CS is driven high before the completion of the 24th
falling edge, DOUT immediately three-states, the inter-
face resets in preparation for the next command, and
the data being read is lost.
Write Format
Use the following sequence to write 16 bits of data to a
MAX11008 register (see Figure 2):
1) Drive CS low to select the device.
2) Send the appropriate write command byte (see
Table 6 for the register address map). The com-
mand byte is clocked in on the rising edge of SCLK.
3) Send 16 bits of data D[15:0] starting with the most
significant bit (MSB). Data is clocked in on the rising
edges of SCLK.
4) Drive CS high to conclude the command.
24th clock cycle has been received and CS is driven
high. To abort unwanted instructions, CS can be driven
high at any time before the 23rd rising clock edge.
A RISING EDGE OF CS
DURING THIS PERIOD
COMPLETES A VALID WRITE
COMMAND
CS
SCLK
DIN
CR/W-
C6
C5
C4
C3
C2
C1
C0
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Figure 2. SPI Write Sequence
18
______________________________________________________________________________________
相关PDF资料 |
PDF描述 |
|---|---|
| MAX11014BGTM+T | IC RF MESFET AMP 48-TQFN-EP |
| MAX12000ETB+T | IC AMP GPS FRONT 1575MHZ 10TDFN |
| MAX12005ETM+T | IC SATELLITE IF SWITCH 48-TQFN |
| MAX1385BUTM+ | IC RF LDMOS BIAS CNTRLR 48-TQFN |
| MAX1470EUI+T | IC RECEIVER 315MHZ 28-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MAX11008EVKIT+ | 功能描述:放大器 IC 开发工具 MAX11008 Eval Kit RoHS:否 制造商:International Rectifier 产品:Demonstration Boards 类型:Power Amplifiers 工具用于评估:IR4302 工作电源电压:13 V to 23 V |
| MAX1100CWG | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| MAX1101 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Single-Chip, 8-Bit CCD Digitizer with Clamp and 6-Bit PGA |
| MAX11014 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Automatic RF MESFET Amplifier Drain-Current Controllers |
| MAX11014_08 | 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Automatic RF MESFET Amplifier Drain-Current Controllers |
发布紧急采购，3分钟左右您将得到回复。