参数资料
型号: MAX11008EVC16
厂商: Maxim Integrated
文件页数: 58/67页
文件大小: 0K
描述: EVAL KIT MAX11008
标准包装: 1
系列: *
Dual RF LDMOS Bias Controller with
Nonvolatile Memory
FIFO (see the Message Mode section) so that the data
words can be read out through the serial interface. In
message mode the FIFO is eight deep, and does not
overflow.
In ADC/average monitoring mode, the 12-bit ADC con-
version results of each selected channel are copied
into the FIFO so that the conversion results can be read
out through the serial interface (see the ADC Monitoring
Mode section). Each conversion result includes a 4-bit
channel tag that indicates the source of the conversion
FIFO is seven deep, and always contains the most
recent seven data items. The oldest data placed into
the FIFO is always read out first.
When in LUT streaming mode, the FIFO register is a
write-only register. In LUT streaming mode, write the
data word that is to be written to the EEPROM into the
FIFO register (see the LUT Streaming Mode section). In
this mode the FIFO is eight deep, and is prevented
from overflow. Data written to the FIFO when it is full is
ignored.
(see Table 24a). In ADC/average monitoring mode the
Table 16a. APC Parameter Register (Valid when APCSRC[1:0] = 00)
DATA
BITS
D[15:12]
D[11:0]
BIT NAME
T_HIST[3:0]
APC[11:0]
RESET STATE
0000
NA
FUNCTION
Hysteresis limit bits. The T_HIST[3:0] bits set the temperature hysteresis limits for
both channel 1 and channel 2 for V GATE_ calculations. See Table 14a.
APC parameter bits.
NA = Not applicable.
Table 16b. APC Parameter Register (Valid when APCSRC[1:0] = 10 or 11)
DATA BITS
BIT NAME
RESET STATE
FUNCTION
Temperature hysteresis limit bits. The T_HIST[3:0] bits set the temperature
D[15:12]
T_HIST[3:0]
0
hysteresis limits for both channel 1 and channel 2 for V GATE_ calculations. See
Table 16c. Set APCCOMP_ and TCOMP_ to 0 before T_HIST is changed.
D[11:8]
Unused
NA
APC parameter bit. Controls the averaging equation for channel 1 and
D7
A_AVGCTL
0
channel 2. Set A_AVGCLT to 0 for average plus 1/16 difference. Set
A_AVGCLT to 1 for average plus 1/4 difference.
D[6:4]
A_LIMIT[2:0]
0
APC difference limiter bits. Set A_LIMIT[2:0] to enable the difference limiter for
channel 1 and channel 2 APC averaging. See Table 16d.
APC hysteresis limit bits. The A_HIST[3:0] bits set the APC hysteresis limits for
D[3:0]
A_HIST[3:0]
0
both channel 1 and channel 2 for V GATE_ calculations. See Table 16e. Set
APCCOMP_ and TCOMP_ to 0 before A_HIST is changed.
58
______________________________________________________________________________________
相关PDF资料
PDF描述
MAX11014BGTM+T IC RF MESFET AMP 48-TQFN-EP
MAX12000ETB+T IC AMP GPS FRONT 1575MHZ 10TDFN
MAX12005ETM+T IC SATELLITE IF SWITCH 48-TQFN
MAX1385BUTM+ IC RF LDMOS BIAS CNTRLR 48-TQFN
MAX1470EUI+T IC RECEIVER 315MHZ 28-TSSOP
相关代理商/技术参数
参数描述
MAX11008EVKIT+ 功能描述:放大器 IC 开发工具 MAX11008 Eval Kit RoHS:否 制造商:International Rectifier 产品:Demonstration Boards 类型:Power Amplifiers 工具用于评估:IR4302 工作电源电压:13 V to 23 V
MAX1100CWG 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
MAX1101 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Single-Chip, 8-Bit CCD Digitizer with Clamp and 6-Bit PGA
MAX11014 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Automatic RF MESFET Amplifier Drain-Current Controllers
MAX11014_08 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:Automatic RF MESFET Amplifier Drain-Current Controllers