参数资料
型号: MAX14830ETM+
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: 微控制器/微处理器
英文描述: SERIAL COMM CONTROLLER, QCC48
封装: 7 X 7 MM, ROHS COMPLIANT, TQFN-48
文件页数: 15/68页
文件大小: 2356K
代理商: MAX14830ETM+
MAX14830
Quad Serial UART with 128-Word FIFOs
and Internal Oscillator
22
Low-Frequency Timer
The general-purpose timer can be used to generate a
low-frequency clock at a GPIO output and can, for exam-
ple, be used to drive external LEDs. The low-frequency
clock is a divided replica of a given UART baud-rate
clock. The timer is internally routed to the GPIO_ outputs
when enabled in the TIMER2 register as follows:
UART0:GPIO1
UART1:GPIO5
UART2:GPIO9
UART3:GPIO13
The clock pulses at the GPIOs are generated at a rate
defined by the baud-rate generator and the timer divider
(Figure 9). The baud-rate generator clock is divided by
(1024 x TIMERx), where TIMERx is a 15-bit integer pro-
grammed into the TIMER1 and TIMER2 registers. The
timer output is a 50% duty cycle clock.
UART Clock to GPIO
The MAX14830 reference clock can be routed to the
GPIO0, GPIO4, GPIO8, and/or GPIO12 outputs in case a
synchronous high-frequency clock is needed by another
device. Enable routing a UART clock to GPIO0, GPIO4,
GPIO8, and/or GPIO12 in the TxSynch register. This out-
put clock could, for example, be used to clock another
UART device (Figure 29).
Multidrop Mode
In Multidrop Mode, also known as 9-bit mode, the word
length is 8 bits and a 9th bit is used for distinguishing
between an address and a data word. Multidrop mode is
enabled through MODE2[6]: MultiDrop. Parity checking
is disabled and an SpclCharInt[5]: MultiDropInt interrupt
is generated when an address (9th bit set) is received.
It is up to the host processor to filter out the data intended
for its address. Alternatively the auto data filtering mode
can be used to automatically filter out the data intended
for the station’s specific 9-bit mode address.
Auto Data Filtering in Multidrop Mode
In multidrop mode, the MAX14830 can be configured
to automatically filter out data that is not meant for its
address. The address is user-definable either by pro-
gramming a register value or a combination of a register
value and GPIO hardware inputs. Use either XOFF2 or
XOFF2[7:4] in combination with GPIO_ to define the
address.
Enable multidrop mode by setting MODE2[6]: MultiDrop
to 1 and enable auto data filtering by setting MODE2[4]:
SpecialChr to 1.
When using register bits in combination with GPIO_ to
define the address, the MSB of the address is written to
XOFF2[7:4] register bits, while the LSBs of the address
are defined through the GPIOs. To enable this mode,
set FlowCtrl[2]: GPIAddr, MODE2[4]: SpecialChr, and
MODE2[6]: MultiDrop to 1. GPIO_ are automatically read
when FlowCtrl[2]: GPIAddr is set to 1, and the address
is updated on logic changes at GPIO_.
In the auto data filtering mode, the MAX14830 auto-
matically accepts data that is meant for its address and
places this into the Receive FIFO, while it discards data
that is not meant for its address. The received address
word is not put into the FIFO.
Auto Transceiver Direction Control
In some half-duplex communication systems the trans-
ceiver’s transmitter must be turned off when data is
being received so as not to load the bus. This is the
case in half-duplex RS-485 communication. Similarly
in full-duplex multidrop communication, like RS-485
or RS-422/V.11, only one transmitter can be enabled
at any one time and the others must be disabled. The
MAX14830 can automatically enable/disable a trans-
ceiver’s transmitter and/or receiver. This relieves the host
processor of this time-critical task.
The RTS_ output is used to control the transceivers’
transmit enable input and is automatically set high
when the MAX14830’s transmitter starts transmission.
Figure 9. GPIO_ Clock Pulse Generator
UART_
FRACTIONAL
RATE
GENERATOR
fREF
TIMERx
GPIO_
TmrtoGPIO
DIVIDE-BY-1024
相关PDF资料
PDF描述
MAX3624AETJ+ 312.5 MHz, OTHER CLOCK GENERATOR, QCC32
MAX3638ETM+ 800 MHz, OTHER CLOCK GENERATOR, QCC48
MAX3679CTJ+ 625 MHz, OTHER CLOCK GENERATOR, QCC32
MAX7329AUP+ 8 I/O, PIA-GENERAL PURPOSE, PDSO20
MAX7329AAP+ 8 I/O, PIA-GENERAL PURPOSE, PDSO20
相关代理商/技术参数
参数描述
MAX14830ETM+ 功能描述:UART 接口集成电路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
MAX14830ETM+T 功能描述:UART 接口集成电路 Quad Serial UART w/128-Word FIFOs RoHS:否 制造商:Texas Instruments 通道数量:2 数据速率:3 Mbps 电源电压-最大:3.6 V 电源电压-最小:2.7 V 电源电流:20 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装 / 箱体:LQFP-48 封装:Reel
MAX14830EVKIT# 功能描述:界面开发工具 MAX14830 Eval Kit RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
MAX14830EVKIT+ 制造商:Maxim Integrated Products 功能描述:QUAD UART EV-KIT WITH IO-LINK AND MULTIPROTOCOL - Boxed Product (Development Kits)
MAX1483C/D+ 功能描述:RS-485接口IC low-power transceivers for RS-485 and RS-422 communication RoHS:否 制造商:Texas Instruments 数据速率:250 Kbps 工作电源电压:3.3 V 电源电流:750 uA 工作温度范围:- 40 C to + 125 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 封装:Tube