- 您现在的位置：买卖IC网 > PDF目录80428 > MCF5235CVM100 (MOTOROLA INC) 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 PDF资料下载
参数资料
| 型号： | MCF5235CVM100 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 100 MHz, RISC PROCESSOR, PBGA256 |
| 封装： | MAPBGA-256 |
| 文件页数： | 76/76页 |
| 文件大小： | 2665K |
| 代理商： | MCF5235CVM100 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页当前第76页
MOTOROLA
MCF523x Integrated Microprocessor Hardware Specifications
9
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE
Features
1.3.2
V2 Core Overview
The processor core is comprised of two separate pipelines that are decoupled by an instruction buffer. The
two-stage Instruction Fetch Pipeline (IFP) is responsible for instruction-address generation and instruction
fetch. The instruction buffer is a first-in-first-out (FIFO) buffer that holds prefetched instructions awaiting
execution in the Operand Execution Pipeline (OEP). The OEP includes two pipeline stages. The first stage
decodes instructions and selects operands (DSOC); the second stage (AGEX) performs instruction
execution and calculates operand effective addresses, if needed.
The V2 core implements the ColdFire Instruction Set Architecture Revision A with added support for a
separate user stack pointer register and four new instructions to assist in bit processing. Additionally, the
MCF523x core includes the enhanced multiply-accumulate unit (EMAC) for improved signal processing
capabilities. The EMAC implements a 4-stage execution pipeline, optimized for 32
× 32 bit operations, with
support for four 48-bit accumulators. Supported operands include 16- and 32-bit signed and unsigned
integers as well as signed fractional operands as well as a complete set of instructions to process these data
types. The EMAC provides superb support for execution of DSP operations within the context of a single
processor at a minimal hardware cost.
1.3.3
Enhanced Time Processor Unit (eTPU)
The eTPU is an intelligent programmable I/O controller with its own core and memory system, allowing it
to perform complex timing and I/O management independently of the CPU. The eTPU is essentially a
co-processor designed for timing control, I/O handling, serial communications, motor control. and engine
control applications and accesses data without the host CPU’s intervention. Consequently, the host CPU
setup and service times for each timer event are minimized or eliminated.
The eTPU is an enhanced version of the TPU module implemented on the MC68332 and MPC500 products.
Enhancements of the eTPU include a more powerful processor which handles high-level C code efficiently
and allows for more functionality and increased performace. Although there is no compatibility at
microcode level, the eTPU maintains several features of older TPU versions and is conceptually almost
identical. The eTPU library is a superset of the standard TPU library functions modified to take advantage
of enhancements in the eTPU. These, along with a C compiler, make it relatively easy to port older
applications. By providing source code for the Motorola library, it is possible for the eTPU to support the
users own function development.
The eTPU has up to 32 timer channels in addition to having 6 Kbytes of code memory and 1.5 Kbytes of
data memory that stores software modules downloaded at boot time and that can be mixed and matched as
required for any specific application.
1.3.4
eTPU Functions
Any one of the following four sets of functions can be loaded into the device.
1.3.4.1
Set 1 (General)
PWM – Full featured Pulse Width modulation
ICOC – Input Capture / Output Compare
PFM – Pulse and frequency measurement
PPA – Pulse / Period Accumulate
SM – Stepper motor
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HC908GZ16MFA | 8-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP48 |
| MC68HC05K3CP | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP16 |
| MC68HC11ED0CFN2 | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC908GR4AMP | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
| MC68HC908GR4AVP | 8-BIT, FLASH, 8.2 MHz, MICROCONTROLLER, PQFP32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MCF5235CVM100J | 功能描述:32位微控制器 - MCU V2CORE 64KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF5235CVM150 | 功能描述:IC MPU 32BIT COLDF 256-MAPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MCF523x 标准包装:330 系列:- 核心处理器:- 芯体尺寸:8/16-位 速度:40MHz 连通性:UART/USART 外围设备:DMA，PWM，WDT 输入/输出数:32 程序存储器容量:- 程序存储器类型:外部程序存储器 EEPROM 大小:- RAM 容量:- 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 85°C 封装/外壳:100-BQFP 包装:管件 |
| MCF5235CVM150 | 制造商:Freescale Semiconductor 功能描述:Microprocessor IC |
| MCF5235CVM150J | 功能描述:32位微控制器 - MCU V2CORE 64KSRAM RoHS:否 制造商:Texas Instruments 核心:C28x 处理器系列:TMS320F28x 数据总线宽度:32 bit 最大时钟频率:90 MHz 程序存储器大小:64 KB 数据 RAM 大小:26 KB 片上 ADC:Yes 工作电源电压:2.97 V to 3.63 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:LQFP-80 安装风格:SMD/SMT |
| MCF5235CVM150J | 制造商:Freescale Semiconductor 功能描述:IC 32-BIT MPU 150 MHz 256-BGA |
发布紧急采购，3分钟左右您将得到回复。