参数资料
型号: MCIMX258CJM4
厂商: Freescale Semiconductor
文件页数: 119/153页
文件大小: 0K
描述: MPU IMX25 IND 400-MAPBGA
特色产品: MCIMX25 Applications Processors
标准包装: 90
系列: i.MX25
核心处理器: ARM9
芯体尺寸: 32-位
速度: 400MHz
连通性: 1 线,CAN,EBI/EMI,以太网,I²C,MMC,智能卡,SPI,SSI,UART/USART,USB OTG
外围设备: DMA,I²S,LCD,POR,PWM,WDT
输入/输出数: 128
程序存储器类型: 外部程序存储器
RAM 容量: 144K x 8
电压 - 电源 (Vcc/Vdd): 1.15 V ~ 1.52 V
数据转换器: A/D 3x12b
振荡器型: 外部
工作温度: -40°C ~ 85°C
封装/外壳: 400-LFBGA
包装: 托盘
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 10
68
Freescale Semiconductor
NOTE
For timing purposes, transition to signal high is defined as 80% of signal
value; while signal low is defined as 20% of signal value.
Timing for HCLK is 133 MHz. The internal NFC clock (Flash clock) is
approximately 33 MHz (30 ns). All timings are listed according to this NFC
clock frequency (multiples of NFC clock phases), except NF16 and NF17,
which are not related to the NFC clock.
3.7.6.3
Wireless External Interface Module (WEIM) Timing
Figure 38 depicts the timing of the WEIM module, and Table 56 describes the timing parameters
(WE1–WE27) shown in the figure.
All WEIM output control signals may be asserted and negated by internal clock relative to BCLK rising
edge or falling edge according to corresponding assertion/negation control fields. Address always begins
relative to BCLK falling edge, but may be ended on rising or falling edge in muxed mode according to the
control register configuration. Output data begins relative to BCLK rising edge except in muxed mode,
where rising or falling edge may be used according to the control register configuration. Input data, ECB
and DTACK are all captured relative to BCLK rising edge.
NF5
NF_WP pulse width
tWP
T–1.5 ns
28.5
ns
NF6
NFALE setup time
tALS
T
30
ns
NF7
NFALE hold time
tALH
T–3.0 ns
27
ns
NF8
Data setup time
tDS
2T ns
60
ns
NF9
Data hold time
tDH
T–5.0 ns
25
ns
NF10
Write cycle time
tWC
2T
60
ns
NF11
NFWE hold time
tWH
T–2.5 ns
27.5
ns
NF12
Ready to NFRE low
tRR
21T–10 ns
620
ns
NF13
NFRE pulse width
tRP
1.5T
45
ns
NF14
READ cycle time
tRC
2T
60
ns
NF15
NFRE high hold time
tREH
0.5T–2.5 ns
12.5
ns
NF16
Data setup on read
tDSR
N/A
10
ns
NF17
Data hold on read
tDHR
N/A
0
ns
1 The Flash clock maximum frequency is 50 MHz.
Table 55. NFC Timing Parameters1 (continued)
ID
Parameter
Symbol
Timing
T = NFC Clock Cycle
Example Timing for
NFC Clock
33 MHz
T = 30 ns
Unit
Min.
Max.
Min.
Max.
相关PDF资料
PDF描述
MC9S08DN32CLC IC MCU 32K FLASH 1.5K RAM 32LQFP
MCIMX257CJM4 MPU IMX25 IND 400-MAPBGA
MCIMX255AJM4 MPU IMX25 AUTO 400-MAPBGA
MC9S08DV16ACLC IC MCU 16K FLASH 1K RAM 32-LQFP
MCIMX233CJM4B MPU 32BIT I.MX233 IND 169-MAPBGA
相关代理商/技术参数
参数描述
MCIMX258CJM4A 功能描述:处理器 - 专门应用 IMX25 1.2 INDUST RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX258CVM4 功能描述:处理器 - 专门应用 SENNA IMX25 1.1 INDUSTRIAL RoHS:否 制造商:Freescale Semiconductor 类型:Multimedia Applications 核心:ARM Cortex A9 处理器系列:i.MX6 数据总线宽度:32 bit 最大时钟频率:1 GHz 指令/数据缓存: 数据 RAM 大小:128 KB 数据 ROM 大小: 工作电源电压: 最大工作温度:+ 95 C 安装风格:SMD/SMT 封装 / 箱体:MAPBGA-432
MCIMX25LPDK 制造商:Freescale Semiconductor 功能描述:PRODUCT DEVELOPMENT KIT FOR THE I MX25 APPLICATIONS PROCESSO - Boxed Product (Development Kits) 制造商:Freescale Semiconductor 功能描述:KIT DEV I.MX25 FOR LINUX 制造商:Freescale 功能描述:Product Development Kit For The I.MX25 Applications Processor
MCIMX25LPDKJ 功能描述:开发板和工具包 - ARM HARDWARE RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
MCIMX25LPDKJ 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE